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ABSTRACT
A Data Acquisition Unit has been designed, constructed
and demonstrated as part of the SATCOM SIGNAL ANALYZER. This
unit converts Intermediate Frequency analog UHF satellite
signals to digital data, stores the digital data in buffer
memory, and interfaces with a host computer to facilitate
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This project is part of a series of research projects
undertaken by the NAVPGSCOL Satellite Communications Labora-
tory concerning Navy UHF Satellite Communications. In March
of 1977, this Laboratory received funding from PME 1J76-1 of
NAVELEX to develop, design and construct a SATCOM Signal
Analyzer at NAVPGSCOL. The purpose of the SATCOM Signal
Analyzer is to provide high-speed spectrum analysis of the
Navy UHF communication satellite transponders while in orbit.
B. SPECIFIC GOALS
The specific goals in the development of this system are
(1) to provide all necessary equipment to make real-time
measurements at the Naval Postgraduate School; (2) to
develop satellite signal analysis techniques; and (3) to
provide equipment design for use in a follow-on version of
the Fleet Satellite Monitoring System (FSM) presently in use
at the Naval Communication Stations to monitor GAPFILLER and
FLTSAT satellites.
C. SCOPE OF THIS REPORT
Figure 1 is a simplified block diagram of the Satellite
Signal Analyzer System. This report documents the design
and construction of the Data Acquisition Unit, plus the first
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port deals with theoretical implications related to the
practical application of dual channel A/D conversion of sig-
nal data.
D. SATELLITE SIGNAL ANALYZER
The Satellite Signal Analyzer has been constructed around
an INTERDATA 7/32 minicomputer system, which provides all the
necessary control for most of the equipment in the system.
High speed processing has been provided via the Floating
Point Systems AP-12^B Array Processor as a peripheral device
to the INTERDATA 7/32. Additional standard peripherals are
provided for display, control and software support functions
as shown in Figure 1.
The Spectrum Analyzer has been implemented using digital
techniques which overcome many of the shortcomings of the
present FSM. Dual channel, inphase and quadrature, down
conversion of the signal is used to produce two baseband
signals which are simultaneously sampled, held and analog-to-
digital converted to form the "real" and "imaginary" compon-
ents of a complex waveform. As explained in Reference 1
this technique preserves all of the band pass characteristics
of the RF as shown below, and illustrated in Figure 2.
Local oscillator signal: cos (go t)
RF (or IF) signal: x(t)















































"Quadrature-phase" component: Q(t) = sin(a) t)x(t)
Li
combining as "real" and "imaginary" components of a "complex"
signal:
y(t) = l(t) + jQ(t)
= cos (oo_ t) x (t) + jsin (co_t) x(t)
J-J Li
= cos(u)Lt) + jsin(u) t) x(t)
= e^LW)
and taking the Fourier Transform,
F {y(t)} = F{e jaJLtx(t^
= F
x
(u) - coL )
Thus, the D.C. component in the baseband signal is the com-
ponent in the RF signal at the frequency of the local oscil-
lator. This technique permits digital sampling at baseband
frequencies while retaining all passband information. Digi-
tal spectrum analysis provides a spectral presentation which
has no time ambiguity, i.e., all frequency components existed
throughout the sampling period. The present FSM uses an
analog spectrum analyzer with a scanning display (driven by
a computer) so that each frequency component is sampled at a
different time with possible several seconds between start
and completion of scan. This method can produce very mis-
leading presentations, particularly when using Time Division
22
Multiple Access techniques in SATCOM channel assignments with
access time measured in seconds.
E. DATA ACQUISITION UNIT
The Data Acquisition Unit, DAU, is that portion of the
SATCOM Signal Analyzer that converts intermediate frequency,
IF, analog UHF satellite signal to digital signal data. The
DAU also stores the converted data in buffer memory and then
interfaces with the INTERDATA 7/32 minicomputer in order to
pass the data on for signal processing.
Reference 1 specified that the DAU be capable of pro-
viding the following capability:
1. Dual channel simultaneous sample and hold at clock
rate up to 3 MHz
.
2. Analog-to-digital convert both channels in parallel
with 8 bit resolution at 3 MHz, and 12 bit resolution to
400 KHz.
3. Perform all conversion under computer control.
4. Store data as necessary for DMA (Direct Memory Access)
input to computer or array processor. If direct input is not
possible at highest rate, store at least 204 8 data values for
each channel.
5. Provide expansion capability for additional pairs of
sample/hold and A/D converters.
After a search of the literature on data acquisition
systems failed to reveal an appropriate commercially available
23
unit capable of meeting the stated requirements, the task of
building a Data Acquisition Unit was undertaken in this lab-
oratory.
24
II. DATA ACQUISITION UNIT
A. GENERAL INFORMATION
1. Introduction
The task of designing and constructing a Data Acqui-
sition Unit that could perform as specified, was undertaken
by this laboratory in order to fulfill the larger requirement
of building a SATCOM Signal Analyzer. The Data Acquisition
Unit had to be capable of: 1) Dual channel sample and hold
to 3 MHz sample rate; 2) Analog-to digital conversion of two
channels in parallel with 8 bit resolution at 3 MHz sample
rate and 12 bit resolution to 400T KHz; 3) Performance by com-
puter control; 4) Provision for buffer memory data storage;
5) Provision for expansion.
2
.
Theory of Dual Channel Analog-to-Digital Conversion
Nyquist sample-rate theory requires that at least
two samples per cycle, for the highest frequency in the sig-
nal, be taken in order to recover all of the signal informa-
tion. For a baseband signal, using a single A/D converter,
the sample rate would be at least twice the frequency of the
highest frequency component in the signal. By using dual
channel A/D conversion certain advantages become available.
As described in Sec I.C.l.b. an RF or IF signal can be
reconstructed at baseband from the "Inphase" and "Quadrature"
downconverted signal components. This method gives two dis-
tinct baseband signals, 90 degrees out of phase with each
25
other, derived from the same source. By sampling and A/D
converting both baseband signals simultaneously, numerical
estimates of the instantaneous inphase and quadrature signal
components are obtained. This inphase and quadrature numeri-
cal pair can then be used to represent the real and imaginary
components of a complex data point. Utilizing two A/D con-
verted numbers as one complex data point allows that each
A/D converter need only operate at a sample rate at least as
high as the highest signal frequency component vice at twice
the frequency. Additionally, the complex data points, when
processed with the Fast Fourier Transform (FFT)
,
permits a
more efficient use of the algorithm, whereby all of the com-
puted results are meaningful. The single channel (real
component only) FFT produces a symmetric output, half of
which is redundant. This dual channel technique retains all
of the passband information of the original IF or RF signal,
where the zero frequency component corresponds to the com-
ponent of the RF signal at the local oscillator frequency.
Thus by using dual channel A/D conversion, either
twice as wide a signal bandwidth can be analyzed or alter-
nately A/D converters with only half the speed performance
need be used. Also the FFT algorithm is used efficiently,
completely reconstructing the RF signal passband around the
zero frequency component in the FFT output.
For clarification, the remainder of this thesis will
refer to the inphase signal component as channel one data
26




Assuming that sampling will be done at frequencies
greater than the Nyquist rate, what should be the practical
upper limit of the sampling frequency? The Nyquist rate
requirement applies to any signal component within the signal
bandwidth regardless of the signal level. Because no filter
can provide a perfect rectangular passband, the upper fre-
quency cutoff must be determined in order to produce digital
signal processing with minimum aliasing.
The widest filter bandwidth in the SATCOM Signal
Analyzer is 1 MHz for the spectrum receiver, A25, with a
fourth order roll off. A high speed A/D conversion time of
200 nanoseconds was specified for the DAU. This assured a
4 MHz sample rate upper limit which allows sampling at twice
the Nyquist rate of 2 MHz for the 1 MHz bandwidth. For a
fourth order filter the signal components fall off at 24 dB
per octave which means at 4 MHz all signal components will
be down 40* dB, a satisfactory level for this application.
4 Bit Resolution Requirements
For the GAPFILLER wideband channel spectrum require-
ments, it was considered adequate to use an analog-to-digital
conversion signal-to-noise (SNR) of approximately 49 dB
.
When considering how may bits of analog-to-digital conversion
(ADC) resolution are required, the ADC quantization noise
contribution must be considered. A good engineering "rule
27
of thumb" is that A/D converters provide 6 dB of signal to
quantization noise per bit of resolution. Hence, an eight
bit ADC would provide 48 dB of signal to noise ratio against
a full scale signal. For the high speed A/D converters de-
signed primarily to provide spectral information for the
wideband channel, eight bit resolution was chosen as ade-
quate. Using 12 bit ADC resolution provides 72 dB SNR
which would add negligible noise level to any signal and
provides increased dynamic range. Thus the low speed A/D
converters have 12 bit resolution and will provide signal
conversion to sample rates to 400 Kilohertz.
B. GENERAL DESCRIPTION
1. Introduction
Figure 3 is a block diagram of the Data Acquisition
System. This system has been designed with signal input
ports for two channels of IF input and two Local Oscillator
(LO) inputs for inphase and quadrature downconversion to
baseband. Additionally, signal input ports for two channels
of external baseband signals have been provided through the
front panel. The Data Acquisition Unit contains an integral
frequency synthesizer for sample rate control, two dual-
channel A/D converter units, a dual channel buffer memory
unit, and a parallel data interface to the INTERDATA 7/32.
Sample rate, word count, start address in buffer memory,
A/D converter selection, start acquisition and reset are
28
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under control of the INTERDATA 7/32. Data transfer, pres-
ently only to the INTERDATA 7/32, will ultimately be made
directly to the Floating Point Systems AP-120B Array Pro-
cessor. The AP-120B I/O port, IOP-16, will ultimately
control the data transfer from the DAU to the AP-12J3B. How-
ever, the AP-12#B will remain under control of the INTERDATA
7/32.
2 . Analog-to-Digital Converter Unit
a. High Speed ADC Boards
The DAU contains two printed circuit boards, one
each for channel 1 and channel 2, to provide for high speed
A/D conversion. Additionally the High Speed ADC boards
provide, 1) IF to baseband downconversion, 2) External to IF
switching, 3) Baseband signal amplification, 4) Buffered
signal to HP-1220 oscilloscope and Rockland filter (eventu-
ally to Low Speed ADC boards) . The sample-and-hold modules
used are DATEL Systems model SHM-UH 2pp picosecond aperture
time units. Paired with the SHM modules are DATEL Systems
model ADC-VH8B2 8 bit, 2J3J3 nanosecond, A/D converter modules.
The A/D converters provide parallel output which is latched
on the ADC boards for stability and buffering in the DAU.
The High Speed boards are used for sample rates to 4 MHz.
b. Low Speed ADC Boards
Two printed circuit boards, one each for channel
1 and channel 2, are dedicated to low speed A/D converter
units. The sample-and-hold function is provided by DATEL
30
Systems, model ADC-EH12B3 12 bit, 2
.
0" microsecond A/D con-
verter modules are used to provide parallel output to on
board latches. The Low Speed boards are used for high reso-
lution sample rates to 4(?j2f Kilohertz.
3
.
Sample Rate Frequency Synthesizer
Sample Rate is provided by a SYNTEST-SM101 frequency
synthesizer /Ref. 3/ which is Binary Coded Decimal (BCD) pro-
grammable with four BCD digits of frequency plus one for
range to provide TTL compatible output from .1 Hz to 16 MHz.
Programming is provided from RANGE and FREQUENCY registers
on the control Interface Board discussed in Section II.C.12.
Sample rate may. be changed at any time but is software
limited to other than data acquisition times. The SM-1J81
provides clocking through the ADC Prestart Board to the ADC
Timing Board for synchronization of sample command and start
convert pulses.
4 Data and Control Input/Output
The Data Acquisition Unit operates under control of
the INTERDATA 7/32 via the INTERDATA Universal Logic Inter-
face (ULI) , INTERDATA Product M 4 8-#13, /kef . 2_7". The INTER-
DATA 7/32, ULI provides Input/Output (I/O) for 16 Data Out
(DOT) lines, 16 Data In (DIN) lines, four Control Out (COT)
lines, eight Status In (SIN) lines, and one each additional
lines, Data Available, Gated (DAG£f) , Data Request, Gated
(DRGCf) , Status Attention (SATN0O , and Status Clear (SCLRp) .
31
Connectors 2 and 3 of the ULI have been rewired to place all
signals on 28 gauge twisted pair cable for connection to the
DAU. One 7438 NAND driver has been added in the optional
component area of the ULI to provide drive for the DAGO and
DRGp signals.
The above described ULI lines enter the DAU through
the DAU backplane to be distributed to the Control Interface
Board (1 of 2) and (2 of 2) . The DOT lines also parallel to
the DAU Input Selector boards and the DIN lines parallel to
the DAU Output Selector board to provide data in and data out
buses respectively, to and from the DAU.
5 . Buffer Memory
As has been shown, the DAU has the capability of
generating pairs of digital data words at up to a 4 MHz rate.
However, the INTERDATA 7/32 can only Direct Memory Access
(DMA) 16 bit words, i.e., transfer data, at a rate slightly
less than 1 MHz. Alternately in the future configuration
with the DAU transferring data directly to the AP-120B, 16
bit word DMA through the IOP-16 is constrained to 1.5 MHz.
Clearly then, considering that two 16 bit words must be
transferred from the DAU for each pair it acquires, the DAU
must store intermediate data in order to acquire data at full
sample rate capacity. To be compatible with the dual channel
A/D conversion, two channels of buffer memory, designed
around FAIRCHILD 93415 1024X1 Bipolar RAM MEMORY I.C.'s,
were built into the DAU. Bipolar RAM MEMORY was used despite
32
its higher power consumption to take advantage of its 35
nanosecond access time necessary for the 4 MHz acquisition
rate.
This laboratory's AP-120B as configured has the
capability of performing the FFT algorithm on data blocks up
to a maximum of 2(74 8 complex points. Thus, the DAU buffer
memory was designed to contain 204 8 pairs of 12 bit words,
which allows continuous acquisition of the maximum size FFT
block useable in the AP-120'b. The buffer memory is contained
on two boards, one for each channel.
6 . Control
To maintain INTERDATA 7/32 control of the DAU, the
control interface circuitry is built on two boards named
Control (1 of 2) and Control (2 of 2) . Control board (1 of 2]
is mainly comprised of registers for programming range and
frequency of the SM-10"1 frequency synthesizer, plus block
word count and block starting address, plus a register to
control the operational mode of the DAU. Control board
(2 of 2) contains error condition sensors and a status re-
gister to interface DAU operational conditions to the
INTERDATA 7/32 and provide "handshaking" signals.
7 y Front Panel
The DAU front panel simply consists of two toggle
switches to allow switching the analog signal input for the
channel one and channel two A/D converters between the NORMAL
spectrum receiver signal or an EXTERNAL supplied signal.
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Below the toggle switches, female BNC connectors are provided
for connection of the external signal. Finally the front
panel has one LED located in the bottom left corner to indi-
cate that all DAU power supplies are operational.
8 . Construction
As a prototype the DAU was constructed with ample
space both on individual printed circuit boards and in the
printed circuit board 19 inch rack mounted housing. The
P.C. boards are mounted vertically in two rows from front to
back as shown by the top view in Figure 4. The front row of
P.C. boards are 9 inches wide by 9 inches high while the back
row of P.C. boards are 1(/ inches wide by 9 inches high. The
P.C. boards are supported by vertical card guides and fitted
into two 36 pin wire wrap connectors per board. This con-
figuration forms a plane of wire wrap posts on the bottom of
the DAU housing for interboard wiring connections. The back
of the housing contains three small power supply modules,
two protection relays, plus wire strips for additional power
supply connections. Additionally the back contains two 50
pin connectors that connect to the INTERDATA 7/32 or the DAU
Test Panel as necessary. Adequate room remains on the back
plane for future connector installation to support inter-
connection to the AP-12j3B's, IOP-1/36. The back plane
connectors are wire wrapped into the bottom plane to distri-
bute signals to and from the DAU. Several specific signal
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the integrity of those signals and to reduce the stray RF
inside the DAU. Where the coaxial cable entered or departed
the DAU it was fed through SMA fittings on the back plane,
with the exception of the Spectrum Receiver signals that are
sent directly to the High Speed ADC boards.
C. DETAILED OPERATION
1. High Speed ADC Board
a. Introduction
The High Speed ADC circuit boards perform six
basic functions: 1) high speed analog to digital conversion
of the selected signal, 2) Spectrum Receiver (A25) IF down-
conversion, 3) selection of down-converted signal from the
Spectrum Receiver (A25) or an external baseband signal
according to front panel toggle switch setting, 4) baseband
signal amplification to appropriate levels for full dynamic
range A/D conversion, 5) buffered analog signal to HP-1220
oscilloscope and Rockland filter (eventually to Low Speed
ADC boards) , and 6) eight bit output data register. Schema-
tic diagram is given in Figure 5
.
b. IF Downconversion
Conversion of the Spectrum Receiver IF signal to
baseband is accomplished using a MINI-CIRCUITS-LABORATORIES
RAY-1 doubly balanced mixer configured as a phase detector.
The IF and 30 MHz local oscillator signals from the Spectrum
Receiver /Ref. 2/ are mixed together and the product low pass
36
37
filtered by the 51 ohm and 220 pf RC filter of R15 and C18,
to remove the double frequency and residual 30 MHz. Operat-
ing as a high level mixer (phase detector) with a +13 to +18
dBm local oscillator signal, a peak voltage of approximately
300 mv is available at the input of Al resistor R2
.
c. Baseband Signal Amplification
In order to boost the downconverted signal up to
the ADC-VH8B2 modules required full scale voltage of +1.28
volts, two stages of amplification are provided by LM 318
operational amplifiers Al and A2. The LM-318 operational
amplifier has adequate slew rate and a gain-bandwidth product
of 15 MHz. The first stage is limited to a gain of approxi-
mately four, in order to maintain a 3 MHz flat bandwidth.
Trimpot R2 3 is used to balance the double balanced mixer out-
put between channel one and channel two as described in Sec-
tion II. E. 4., under ADC dynamic alignment.
The second stage of amplification, A2 , in combin-
ation with voltage divider R14 and R16 , has a gain of approx-
imately one. Trimpot R24 is provided to adjust for full dy-
namic range as explained in Section II. E. 2., static ADC
alignment. The three-to-one voltage divider R14 and R15 is
utilized to assure overvoltage protection for the SHM-UH mod-
ule. The SHM-UH can tolerate overvoltage to +5 volts. Using
+15 volt power on the LM-318 amplifiers the saturation vol-
tage will be no greater than +13 volts, which divided by 3
is less than +5 volts. The gain of A2 is approximately three
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to maintain at least a 3 MHz flat bandwidth.
d. Sample-and-hold Module, DATEL SHM-UH
Analog from amplifier A2 passes through relay 3
to pin 10 of the DATEL Systems, Inc. model SHM-UH 2j3;0 pico-
second sample-and-hold module. A 7j8 nanosecond sample
command signal generated on the ADC Timing board (Section
II. C. 3.), is supplied to the SHM-UH module pin 1 through edge
connector pin 7/11-2-32. The sample command to the SHM-UH
module preceeds the start convert command to the A/D con-
verter. This allows the SHM-UH module to have completed the
sample-and-hold function prior to the start convert command
to the A/D converter. The SHM-UH module has an internal
offset trimpot adjustable as explained in the high speed ADC
static alignment, Section II. E. 2. The analog levels out the
SHM-UH module are bipolar, noninverted +1.2 8 volt peak levels
compatible with the ADC-VH8B2 high speed ADC modules. Per-
formance specifications for the SHM-UH are listed in Appen-
dix 2 .
e. Analog-to-Digital Converter Module, DATEL
ADC-VH8B2
Stable sample-and-hold levels from the SHM-UH
module, directly supplies input to a DATEL Systems, Inc.
model ADC-VH8B2 2j3j3 nanosecond analog-to-digital converter
module. A 40 nanosecond start convert pulse is supplied to
pin 5 of the ADC-VH8B2 from the ADC Timing board (Section
II. C. 3.) via edge connector 7/11-2-4.
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The end-of-convert (EOC) signal and parallel out-
put data bits Dl through D8 are available 200 nanoseconds
after the leading edge of the start convert pulse. The EOC
signal is buffered by 7404 inverters in IC-1 and made avail-
able for use throughout the DAU as EOC and EOC on edge
connector pins 7/11-1-34 and 7/11-1-6 respectively. Addi-
tionally EOC from pin 12 of IC-1 is supplied as the load
command for the 74175 4 bit latch chips of IC-2 and IC-3.
Data bits Dl through D4 are latched in IC-2 and data bits D5
through D8 are latched in IC-3 and made available as output
as shown in Figure 5. The parallel data output of the ADC-
VH8B2 is offset binary which is converted to two's complement
at the buffer registers (IC-2 and IC-3) by complementing bit
zero, the most significant bit (MSB) . Four calibration trim-
pots are built into the ADC-VH8B2 module and utilized as ex-
plained in the high speed ADC static alignment, Section
II. E. 2. Performance specifications for the ADC-VH8B2 module
are listed in Appendix 2.
f. High Speed ADC Protect Features
The ADC-VH8B2 and SHM-UH modules being both ex-
pensive and sensitive to abuse, have been protected by design
against 1) overvoltage, and 2) power supply failure. To pro-
tect the SHM-UH against inadvertent analog input overvoltage
a three-to-one voltage divider formed by R14 and R15, limits
the maximum input voltage (even with A2 saturated) to less
than +5 volts. The output of the SHM-UH module is limited
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to +5 volts which is compatible with the overvoltage limits
of the ADC-VH8B2 module.
The power supply failure protect feature, was
incorporated due to SHM-UH characteristics discovered during
the initial operating period. If analog voltage is applied
to the Analog In, of the SHM-UH module without power supply
voltages, the module will fail. Relay 3 (CLARE PRMA 105AB)
inline between A2 and the SHM-UH module, can only provide
continuity for the analog signal if all DAU power supplies
are on and operational, as determined by the ADC Protect
Board (Section II. C. 5.).
g. ROCKLAND Filter Output
The High Speed ADC board, in addition to supply-
ing downconverted baseband signal or external baseband sig-
nal to the high speed ADC module, also provides baseband
signal to Low Speed ADC Board. In order to filter the base-
band signals to the appropriate passband to prevent aliasing
(see digital spectrum discussion Section IV.B.l.) in the
spectrum output, A4 provides buffered baseband signal to a
ROCKLAND System 816 (A24) digitally controlled multi-channel
filter. The filtered output from the Rockland Unit is
connected to the Low Speed ADC Boards for higher precision
analog-to-digital conversion.
The Low Speed ADC modules require +5 volt full
scale signals, which requires that a gain of approximately
four be derived from A4 (LM318) to bring the +1.28 volt full
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scale input to +5 volts. R12 and Rll form the basic gain
setting elements of A4 with R25 allowing some gain tolerance
for balancing dual channel operation (see Section II. E. 3.).
R19 and C2p form a feedback compensation network to compen-
sate for the capacitive load of the coax cable used to
connect to the ROCKLAND filter.
h. HP-122J3 Oscilloscope Output
Continuous input signal monitoring of the SATCOM
Signal Analyzer is available through the built in HEWLETT-
PACKARD model 122£T oscilloscope connected via A3 on the High
Speed ADC Boards. Amplifier A3 (LM318 operational amplifier
IC) is configured similar to A4 with a gain of one determined
by R8 and R9 . R18 and C19 provide compensation for the capa-
citive load of the coax cable connecting the HP-122^. Switch
SI enables the input to A3 to be switched between an UNFIL-
TERED baseband signal (input to the ROCKLAND filter) or a
FILTERED baseband signal (identical to the Low Speed ADC
input) brought back onto the board via edge connector pin
7/11-2-8. In this way precise monitoring of the signals
supplied to either the high speed ADC modules or the low
speed ADC modules can be achieved. Normally the HP-1220 is
operated in the X-Y mode.
i. Front Panel Switches
The selection of desired baseband signal is made
on the front panel of the DAU . The NORMAL position activates
Relay 1 and deactivates Relay 2 (both CLARE PRMA 105AB reed
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relays) to connect Spectrum Receiver (A25) input to the A/D
converters. Selection of EXTERNAL deactivates Relay 1 and
activates Relay 2 to connect any signal from the front panel
input jacks to the A/D converters.
j . Digital Output Data
Eight bits of parallel, two's complement data is
available via IC-2 and IC-3, 74175 4 bit latches. Data is
updated to IC-2 and IC-3 on each end of convert (EOC) from
the ADC-VH8B2 module. Because the data remains available in
these latched buffers, present data can be loaded into buffer
memory while the next work of A/D converted data is being
converted.
k. EOC Signal
The active low end-of-convert signal (EOC) pro-
duced by the ADC-VH8B2 at the completion of each conversion,
is particularly important to timing synchronization through-
out the DAU. Both EOC and EOC are available as outputs
through buffer inverter gates (74jd4*s) on IC-1.
1. High Speed ADC Timing
Proper timing is particularly critical to the
operation of the high speed A/D converters. Figure 6 shows
the associated timing configuration.
m. Voltage Requirements
Important to the high performance operation of
the DAU, is the cautious use of various power supplies. An

















Figure 6 - High Speed ADC Timing Diagram
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volt power supplies are used for the channel one low and high
speed ADC and S/H modules and amplifiers (DAU boards 11 and
13) , and for the channel two low and high speed ADC and S/H
modules (DAU boards 5 and 7) . Power supplies P18 and P20'
are dedicated to the channel one boards, while power supplies
P19 and P21 are dedicated to the channel two boards. This
technique assures maximum isolation between channel one and
channel two to avoid any cross talk ambiguities. One addi-
tional power supply, P17, is common to both the channel one
and channel two ADC-VH8B2 module to provide -5 volts. This
requirement is a low power requirement, not considered to be
a cross talk contributor. Power supplies P17, P20r and P21
are physically mounted on the back plane of the DAU. All
remaining DAU power supplies are mounted in the rear of equip-
ment racks 16 and 17. The additional power supplies include
+15 volts to the LM-318 operational amplifiers, and +5 volts
to the TTL logic IC's.
n. Component Layout
Figure 7 shows the major component layout in the
High Speed ADC Boards
.
2. Low Speed ADC Board
a. Introduction
Data Acquisition Unit boards 13 and 5 provide 12
bit analog-to-digital conversion for channel one and channel
two data respectively. Unlike the more complicated High Speed
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First, filtered baseband signal from the ROCKLAND System 816
filter is converted to digital data, and second, the con-
verted two's complement data is latched in a buffer register
for transfer to buffer memory. The schematic diagram is
given in Figure 8
.
b. Sample-and-Hold Module, DATEL SHM-5
Analog baseband signal from the ROCKLAND System
816 digitally controlled filter is converted to stable levels
between +5 volts peak-to-peak by the DATEL Systems, Inc. model
SHM-5 200 nanosecond sample-and-hold module. A 320 nanosecond
sample command signal generated on the ADC Timing board
(Section II. C. 3.), is supplied to the SHM-5 module pin 1 via
edge connector pin 5/13-2-6. To assure a stable signal level
for A/D conversion, the sample command preceeds the start
convert pulse to the A/D converter. The SHM-5 module uses a
20K ohm external trimpot to provide offset adjustment as ex-
plained in Section II. E. 3., Low Speed ADC alignment. The
analog levels out of the SHM-5 module are bipolar, inverted
+5 volt peak levels compatible with the ADC-EH12B3 A/D con-
verter module. Performance specifications for the SHM-5 are
listed in Appendix 2.
c. Analog-to-Digital Conversion Module, DATEL
ADC-EH12B3
Stable sample-and-hold levels from the SHM-5 are
directly sent to the DATEL Systems, Inc. model ADC-EH12B3
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nanosecond start convert pulse generated on the ADC Timing
board (Section II. C. 3.) is supplied to the ADC-EH12B3 module
pin 24 via edge connector pin 5/13-2-4. The end-of-convert
(EOC) signal and parallel output data bits Dl through D12 are
available 2 microseconds after the leading edge of the start
convert pulse. The ADC-EH12B3 module also provides serial
output data available at pin 4. The serial out signal and
sample-and-hold out signal are conveniently made available
at test points T2 and Tl respectively. The EOC signal is
buffered by 74G'4 inverters in IC-1 and made available for use
throughout the DAU as EOC and EOC on edge connector pins
5/13-1-34 and 5/13-1-36. Additionally IC-1 pin 12 is utilized
as the load command for the output data buffer-latch register,
IC-2, IC-3 and IC-4. The parallel data output of the ADC-
EH12B3 is two's complement. This option is made available
by utilizing the complement of bit zero, pin 3, the most
significant bit (MSB) . A 20 ohm calibration trimpot for ADC
GAIN and a 2 00 ohm calibration trimpot for ADC-OFFSET are
provided externally to be utilized as per the low speed ADC
static alignment, Section II. E. 3. Performance specifications
for the ADC-EH12B3 module are listed in Appendix 2.
d. ADC Protect Features
The ADC-EH12B3 and SHM-5 modules, being both ex-
pensive and sensitive to abuse, have been protected by de-
sign against 1) overvoltage, and 2) power supply failure.
The overvoltage limit for the SHM-5 module is +15 volts
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which is greater than the saturation voltage of amplifier A4
on the High Speed ADC board, where the low speed ADC base-
band signal originates. The overvoltage limit for the ADC-
EH12B3 module is +15 volts which again is greater than the
saturation level of the SHM-5 module output. The power
supply failure protect feature, was incorporated to protect
the SHM-5 module against the application of an analog signal
while the SHM-5 power supply voltages are off, a failure-
producing condition. A CLARE PRMA 1A05C reed relay is used
between the analog input signal on pin 5/13-2-26 and the
SHM-5 analog input, pin 32. The relay can only provide sig-
nal continuity if all DAU power supplies are operational, a
condition monitored on the ADC Protect Board (Section II. C. 5.)
e. Digital Output Data
Twelve bits of parallel, two's complement data
is available via IC-2, IC-3 and IC-4, 74175 4 bit latches.
Data is updated to these latches on each EOC from the ADC-
EH12B3 module. Because data remains available in these
latched buffers during conversion time present data can be
loaded into buffer memory while the next word of A/D con-
verted data is being converted.
f. EOC Signal
The active low end-of-convert signal (EOC) pro-
duced by the ADC-EH12B3 at the completion of each conver-
sion, is particularly important to timing synchronization
throughout the DAU. EOC and EOC versions are available as
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output through buffer inverter gates (7404's) on IC-1. EOC
is additionally put through four more inverter gates on IC-1
to provide approximately 28 nanoseconds of delay to assure
that the data has been latched and stabilized before using
loaded into buffer memory.
g. Low Speed ADC Timing
Figure 9 shows the timing configuration associa-
ted with the Low Speed ADC board.
h. Voltage Requirements
For a discussion of voltage requirements for the
Low Speed ADC boards see Section Il.C.l.m.
i . Component Layout
Figure 1# shows the major component layout for
the Low Speed ADC boards.
3. ADC Timing Board
a. Introduction
The ADC Timing circuit, DAU board 9 shown in
Figure 11, performs four basic functions. It 1) precisely
generates correctly timed high or low speed sample command
pulses, 2) precisely generates correctly timed high or low
speed start convert pulses, 3) buffers the generated pulses
with appropriate bus drivers, and 4) selects whether to
generate high speed or low speed timing pulses.
b. Sample Command Pulse
The 320 nanosecond sample command for low speed
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multivibrator. Input clock SYNTEST 2 (from the ADC Prestart
circuit, Section II. C. 4.) inverted by a 7404 gate on IC-3
triggers IC-8 on the high to low transition on pins 3 and 4,
provided it is enabled with a high on pin 5. Output Q, pin
6, a positive pulse is used to trigger the start convert pul-
se in IC-7. Output Q, pin 1, a negative pulse is sent to bus
driver gates on IC-2. The 32,0 nanosecond pulse length is
determined by the 2)6 ohm resistor, 22 picofarad capacitor
combination attached to IC-8. The 4# nanosecond high speed
sample command pulse is generated on the 74121, IC-1J0, just
as was the low speed pulse with the enable signal on pin 5
controlled separatly from the low speed enable. The Q output
is used to trigger the start convert pulse in IC-11 and Q is
sent to bus driver gates on IC-4 and IC-5.
c. Start Convert Pulse
The 1)6)6 nanosecond start convert pulse for low
speed A/D conversion is generated in IC-7 while the high
speed start convert pulse is identically generated in IC-11.
Both pulses are generated on the high-to-low transition of
the trailing edge of the respective sample command, applied to
pins 3 and 4 of the 74121' s. Both 74121' s have the enable,
pin 5, tied high to allow a pulse to be triggered whenever
a sample command has been generated. The low speed start
convert negative pulse on Q, pin 1 of IC-7, is sent to bus
driver gates on IC-1. The high speed start convert negative
pulse on Q, pin 1 of IC-11 is sent to bus driver gates on IC-1.
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d. Bus Driver Outputs
Consideration to simultaneous dual channel A/D
conversion is given throughout the DAU design. To assure
minimum possible phase error of sample command and start
convert pulses for channels one and two, each output pulse
is individually buffered by high speed Schottky TTL 74S140
bus driver gates. The dual channel pulses out of the bus
drivers are sent to the output edge connector pins through
identical length printed circuit runs and then sent to the
ADC converter boards through 5(7 ohm coaxial transmission line.
The output pulses for each signal are configured
identically as shown in Figure 11, with the exception of the
sample command for the high speed ADC boards. To assure a
clean fast rise leading edge on this set of pulses two
74S140 gates, IC-4 and IC-5, were used in parallel with ex-
ternal 100 ohm pull up resistors.
e. ADC Selection
Depending on control signals ADC2-L0 and ADC2-HI,
from the ADC Prestart circuit Section II. C. 4., either or both
high or low speed sample command and start convert pulses
can be enabled. Normally (depending on software) only the
high or low speed pulses would be generated. When ADC2-L0
is asserted high via edge connector pin 9-1-31, it brings the
D input, pin 2, of the 7474 gate on IC-9 high and simultaneously
removes the active low direct clear from pin 1. Coincident with

















inverters on IC-3, the Q output, pin 5, goes high to enable the
74121, IC-8
,
pin 5. The sample command one shot is triggered
on the next clock cycle. The high speed half of the circuit
is implemented in the exact same manner controlled by ADC2-HI
via edge connector pin 9-1-33 to D flip-flop 7474, pin 12 on
IC-9.
f. ADC Timing Circuit Timing Diagram
Figure 12 shows the complete ADC circuit timing
sequence. Table I shows A/D conversion and ADC Timing Signal.
g. Voltage Requirements
Plus 5 volt power is supplied to the ADC Timing
board, DAU board 9 from the main logic power supply P16 loca-
ted in the bottom rear of equipment rack 16.
h. Component Layout
Figure 13 shows the major component layout for
the ADC Timing Circuit board.
4. ADC Prestart Board
a. Introduction
The ADC Prestart circuit, DAU auxiliary board 3,
Figure 14, was designed and implemented to circumvent a
characteristic limitation of the DATEL sample-and-hold modules.
If the SHM-5 module is suppled DC power with no sample command
pulses applied, the output level drifts to its saturation
level of approximately +14 volts. When the sample command
pulses are then applied, a period of time must pass before the
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problem of inaccurate A/D data throughout this correction time
period. To correct this problem, the desired ADC circuit is
started and operated for approximately 2 milliseconds before
valid data acquisition is begun. A 74121 monostable multivi-
brator is used to establish the 2 millisecond delay and control
prestart circuit changes. A 1 MHz frequency standard signal,
divided by four, provides a 2 5 J? KHz clock rate to operate the
selected ADC circuit during the prestart 2 millisecond time-
out period. Then the clock rate is smoothly transitioned by
a four-to-one multiplexer, to the desired sample rate as
determined by the SM-10Q. frequency synthesizer. Valid data
acquisition is then possible for as many blocks of data
acquisition as desired using the ON ADC boards. Prestart
does not have to be re-initiated for changes in sample rate
within the limits of the ON ADC's. When the OFF ADC's are
to be used, the prestart sequence must take place to bring
the OFF ADC's to an operational state. It is not possible to
leave both high and low speed ADC's ON at all times due to
the possibility of sample rates outside the range of the low
speed ADC's. This circuit generates ADC3-HI, ADC3-L0 and
SYNTEST 2.
b. ADC3-HI, ADC3-L0 Output Signals
The ADC3-HI and ADC3-L0 active high output sig-
nals are generated by the ADC prestart circuit and sent to
the Buffer Memory Timing Circuit (Section II. C. 8.) where
they enable data storage for the operational A/D converter.
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Starting from a condition with neither the high nor low speed
A/D converters on, both ADC3 signals low, circuit operation
can be traced through Figure 14 as follows: When either
ADC2-L0 or ADC2-HI inputs on edge connector pins 2-1-16 or
2-1-18 is asserted high by the Control Board (2 of 2) , Section
II.C.13, it is basically OR'ed through 7432 gates on IC-2 and
applied to the 74121, pin 5, on IC-6 triggering a 2 milli-
second prestart delay pulse. The requirement for IC-12 and
IC-13 is explained in Section II.C.4.d. The output of IC-6
taken from Q, applies a 2 millisecond active low gate to a
7420 NAND gate, IC-20. To prevent start up glitches the pre-
start delay pulse is NAND'ed in IC-20 with the OR'ed ADC2
signal and a delayed version of the OR'ed ADC2 signal. This
arrangement allows either ADC3 signal to only be high when
the corresponding ADC2 signal has been applied and after the
prestart delay. IC-9 and IC-14 provide approximately 120
nanoseconds of delay to prevent the 7420" output, pin 8 IC-10
,
from momentarily going low before the prestart delay brings
it back high during its pulse duration.
At the trailing edge of the prestart delay pulse
all inputs to the 7420, IC-10 are high allowing the output
pin 8 to go low and remain low for as long as the asserted
ADC2 signal remains. Inverting this output with the 7404
gate, pin 4 IC-5 provides a high signal to two more 7420 NAND
gates on IC-3 and IC-10. When either the ADC-HI or ADC-LO in-
put signals, edge connector pin 2-1-24 and 2-1-26, coming from
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Control Board (2 of 2) is asserted high, its corresponding
7420 NAND gate goes low, is inverted and ADC3-HI or ADC3-LO
is asserted. Subsequently removing and reasserting the
ADC3 signal off or on again can be done without reinitiating
the prestart time delay. The SYNTEST 2 output signal must be
considered in order to understand the entire function of the
prestart delay pulse.
c. SYNTEST 2 Output Signal
The SYNTEST 2 Output provides rectangular clock
cycles applied to the ADC Timing Board (Section II. C. 3.) for
synchronization of the operational A/D converter. SYNTEST 2
will be in one of three states, either off (low) , on at a
250' KHz prestart frequency or at the selected ADC sample rate
determined by the SM-101 frequency synthesizer. Starting
from the off condition (SYNTEST low and ADC2-HI, ADC2-LO low),
circuit operation can be traced through Figure 14 as follows:
A 1 MHz sine wave, supplied from the frequency distribution
amplifiers in equipment rack 18, brought in through edge
connector pin 2-1-6, is converted to a TTL square wave by
the 2N3501 transistor, Ql, operating as a saturating switch.
Ql ' s output buffered by a 74J34 inverter on IC-5 is divided
down to 2 50 KHz, the toggle action of two J-K flip-flops on
IC-11. The output from the second J-K flip-flop, pin 11,
IC-11, is disabled and remains low while the clear input,
pin 8, is held low by the ADC2-OR signal, pin 11, IC-2, corres-
ponding to the SYNTEST 2 off state. When either ADC2 signal
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is asserted (see Section II.C.4.b.) 25^ KHz from IC-11, pin
11 is applied to the zero input of a 74153 four-to-one multi-
plexer, pin 6, IC-1. In the prestart condition specified,
both addresses of IC-1 are low causing the output pin 7,
which is SYNTEST 2, to operate at the 250 KHz clock rate.
Hence, by the application of ADC2-HI or ADC2-L0 either the
high or low speed ADC boards have been started at 250" KHz,
a sample rate useable by either set of A/D converters. Also
note that the operational A/D converters will now be sending
out end-of-convert (EOC) signals which are used as feedback
signals for follow-on stages of operation.
At the same time the ADC2-0R signal enabled the
25^ KHz clock, it triggered the prestart delay pulse and re-
moved the clear input from the two D flip-flops on IC-7,
pins 1 and 13. At the trailing edge of the prestart delay
pulse, inverter output pin 4 of IC-5 goes high and is applied
to the first D flip-flop pin 2, IC-7. Two EOC ' s either high
speed or low speed, operating at the 250' KHz prestart fre-
quency, propagates through the 7420* NAND gate IC-3, and 7404
inverter IC-5 to be applied to the clock input pin 3 of the
first D flip-flop. On the positive transition of that EOC
input the Q output pin 5 goes high, applying a "1" to address
Al of the multiplexer IC-lr pin 14. This moves the multiplexer's
output to the "1" input which is grounded, causing SYNTEST 2
to stay low. Simultaneous with this multiplexer change the
high on pin 5 of IC-7 starts propagating through a 60 nano-
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second delay created by 6 7404 gates on IC-8. After 62f
nanoseconds the D input, pin 12,10-7, of the second D flip-
flop is brought high. Coincident with the positive transi-
tion of the SYNTEST clock input, from the SM-101, the Q out-
put pin 9 goes high to change the address A2 of the multi-
plexer to "1". Now multiplexer input "3" is selected to
put the SYNTEST sample rate on the SYNTEST 2 Output. Note
that the SYNTEST input to the multiplexer is 180 degrees out
of phase with the address A2 change, by the action of inver-
ters 7404 on IC-5 . This assures that the first positive edge
on the SYNTEST 2 at the SYNTEST frequency occurs cleanly after
input "3" has been selected.
d. ADC Prestart Timing
The timing relationships for the ADC Prestart
circuit are shown in Figure 15. To protect this circuit from
possible inaccurate operation as the ADC2-L0 and ADC2-HI
inputs were switched, additional logic was included (two
additional 7432 OR gates, on IC-2, and two 742(4 hex inverter
chips, IC-12 and IC-13 for delay) to make up the ADC2 or
function. This configuration assures that the B input of
the 74121 monostable multivibrator, pin 5 IC-6, will remain
high if ADC2-L0 and ADC2-HI are switched to opposite states
simultaneously. This avoids a possible partial reset of the
ADC Prestart circuitry (a condition that could cause impro-
per DAU operation) , but requires that software control be used
to allow a new prestart sequence when switching to the unused
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ADC boards. Table X specifies the proper software control.
Table II lists all ADC Prestart associated signals.
e. Voltage Requirements
The ADC Prestart circuit utilized main logic +5





Figure 16 shows the major component layout for
the ADC Prestart board.
5 . ADC Protect Circuit Board
a. Introduction
During the initial design phase it was discovered
that the DATEL analog-to-digital and sample-and-hold modules
could be damaged by applying an analog signal while the
power supplies were off. This condition, which could arise
from a power supply failure or incorrect power down sequence,
could not be tolerated for these modules. To protect against
the above possibility, and to visually represent the status
of all DAU power supplies, the ADC Protect circuit was de-
signed and implemented as auxiliary board 4. The ADC Protect
Circuit, Figure 17, consists of ten reed relays and ten light-
emitting diodes (LED'S).
b. PRMA 105C Relays
Each separate power supply that provides power to
the DAU is brought onto the ADC Protect board and current
limited as necessary to pull-in an individual CLARE PRMA 105C
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reed relay. Each Power supply voltage (through a resistor if
needed) is applied across pins 2 and 6 of its respective relay.
Due to a protective diode internal to the relay, the more
positive terminal of the power supply must be applied to pin
2 of the relay. The switched contacts of all ten relays are
connected in series to provide output line, PWROK, a path to
ground only if all power supplies are operational.
c. Light-Emitting-Diodes
Each DAU power supply in addition to driving a
relay, also powers its own LED indicator lamp located on
auxiliary board 4 so as to be visible from the top of the
DAU. Current limiting resistors protect the LED ' s from
overcurrent. In the event that any power supply is non-
operational quick inspection will indicate the faulty power
supply by a light-out condition.
d. PWROK Output Signal
With all DAU power supplies operational, PWROK,
edge connector pin 1-1-1 provides a path to ground through
the series connection of each relay. PWROK is connected to
both High Speed ADC boards (Figure 5) and both Low Speed ADC
boards (Figure 8) and to the front panel indicator LED. Each
ADC board has an additional PRMA 105C relay to switch the
analog signal input to the sample-and-hold modules. In the
event that any DAU power supply is non-operational, PWROK will
remove the ground path to the ADC board relays, thus removing
analog signal to the S/H modules. Additionally, the front
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panel LED will be switched off indicating a non-operational
DAU.
e. Component Layout
Figure 18 shows the major component layout for
the ADC Protect Circuit.
6 . Buffer Memory Input Selector Circuit Board
a. Introduction
The DAU contains two Buffer Memory Input Selector
Circuit boards, DAU board 20 and DAU board 4, to allow proper
routing of channel 1 and channel 2 data respectively, to the
Buffer Memory Circuit boards (Section II. C. 7.). This circuit,
shown in Figure 19, makes possible the parallel loading of
both channels of buffer memory with high speed ADC data, low
speed ADC data or INTERDATA 7/32 diagnostic software data de-
pending on the address code supplied to the input multiplexor
register
.
b. Input Multiplexer Register
Compatible with the 12 bit wide word length of
the buffer memories, the input selector circuit utilizes six
74153 dual one of four multiplexer chips (IC-4 through IC-9)
to provide 12 bits of input data per channel. Multiplexer
address lines ASEL and BSEL, brought in through edge connec-
tor pins 4/20-1-10 and 4/20T-1-12 from the control (1 of 2)
circuit board (Section II.C.12.) determines if the input is
selected from high speed ADC data, low speed ADC data or from
the latched INTERDATA 7/32 Diagnostic input port. The input
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data lines from the high speed ADC boards, in order to fill
a field of 12 from a field of 8, have the low four signifi-
cant bits wire wrapped to ground (i.e., the work is left
justified) . The address lines ASEL and BSEL, for multiplexer
selection, are coded as shown in Table III. ASEL and BSEL
are generated by inverting ADC-HI and ADC-LO from the Control
Board (1 of 2) at the Auxiliary Board 2 shown in Figure 30.
Note that ADC-HI and ADC-LO signals (never selected simul-
taneously) have been wired as a null condition on the multi-
plexer register.
c. Diagnostic Input Data Port
To provide for DAU problem correction diagnostics,
the input selector circuit was designed with an input port
to facilitate the loading of software generated diagnostic
data. When binary code three (i.e., 11) is selected, diag-
nositc data from the INTERDATA 7/32 via the ULI interface
can be loaded, one channel at a time, into the buffer memory.
Diagnostic data arriving at the DAU via the 16 bit data out
(DOT) bus from the ULI, is first latched onto the Buffer
Memory Input Selector boards into three 7 4175 quad latch
chips, IC-1 through IC-3. The diagnostic data words (12 bits
left justified in a field of 16) must be first latched onto
the channel 1 board, and then the corresponding part of a
complex data point next latched onto the channel 2 board. Sub-
sequent to the second word being latched, both channels of
data are written into buffer memory in parallel. Control for
74
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TABLE III - BUFFER MEMORY INPUT SELECTOR CODES
Control Board (1 of 2)
ADC-HI
Input Se lector Input Selected
ADC-LO BSEL ASEL
1 1 Null-wired to ground
1 1 Low Speed ADC data




this sequence is accomplished by the Buffer Memory Timing
circuit (Section II. C. 8.). Also generated by the Buffer
Memory Timing Circuit are the DAG0 Bl and DAG0 B2 signals
used to clock respectively the channel 1 and channel 2 input
selector diagnostic latches through edge connector pins
2^-2-26 and 4-2-26. This entire diagnostic loading operation
can be performed manually using the DAU Test Panel as dis-
cussed in Section II. F. 2.
d. Buffer Memory Input Circuit Timing Diagram
The timing sequence associated with this circuit
is shown in Figure 20\ It is shown for dual channel opera-
tion to put into perspective the loading of diagnostic data.
Reference should be made to Buffer Memory Timing Circuit
(II. C. 8.). Table IV shows associated signals.
e. Voltage Requirements
All power for boards 4 and 20" is supplied by the
plus 5 volt main logic power supply located in the lower rear
of equipment rack 16.
f. Buffer Memory Input Selector Component Layout
Major component layout for this circuit is shown
in Figure 21.
7 . Buffer Memory Circuit Board
a. Introduction
DAU board 18 and board 6 each contain 2J34 8 12 bit
words of random access memory (RAM) designed as data buffer
storage for channel 1 and channel 2 respectively. This buffer
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ASEL
DIAGNOSTIC MODE, MODE III
BSEL
TOGGLE F/F (BUFFER MEMORY TIMING CIRCUIT)
DAGO IN (BUFFER MEMORY TIMING CIRCUIT)
SSYNCB0 (BUFFER MEMORY TIMING CIRCUIT)
DELAY TIMER (BUFFER MEMORY TIMING CIRCUIT)
DAGO (0) Bl (CHANNEL 1 INPUT)
DAGO (0) B2 (CHANNEL 2 INPUT)
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RAM is necessary to facilitate data acquisition at high speed
rates above the direct memory access (DMA) data transfer
rates possible with either the INTERDATA 7/32 of the AP-120B
array processor and also to allow all transfers to be DMA
with minimum processor overhead time. See Figure 22.
b. FAIRCHILD 93415 RAM
The Buffer Memory Circuit is designed around the
FAIRCHILD 93415 102 4 x 1 bipolar RAM chips, chosen for their
fast (35 nanosecond) access time as required for this applica-
tion. These chips have open collector outputs, 10 bit
addressing, a chip select (CS) line and a write enable (WE)
line. Open collector outputs allow outputs to be tied to-
gether on the output data bus provided no two chips tied in
common will be addressed simultaneously.
c. Block Partition Design
Arranging 12 93415 chips in parallel provides a
1024 x 12 block of RAM containing 1024 12 bit words (=12288
bits) of storage capacity. Two such blocks of RAM make up
each channel of buffer memory. The WE input and address
lines zero through nine, driven by 7438 open collector bus
driver chips on auxiliary board 1 (Section H.C.9.), are
paralled to all 24 of the 9 3415 chips on each Buffer Memory
Circuit board (i.e., 48 chips). External pull up resistors
for the address lines are located on the buffer memory boards.
There are 12 data input lines and 12 data output lines for


























made up of two IK work blocks of memory with parallel input
and output data between the IK blocks. For example, data
input bit zero is sent to IC-1 and IC-13, while data output
bit zero comes from IC-1 and IC-13. In this fashion IC-1
through IC-12 represents bits "0" through "11" for addresses
through 1023, and IC-13 through IC-24 represents bits "0"
through "11" for addresses 1024 through 2047.
d. Buffer Memory Addressing Scheme
Eleven bits of address, bits "1" through "11",
are generated on the Control Board (2 of 2), Section II.C.13.,
in the address register. Address input lines "2" through "11"
paralleled to 9 3415 inputs A0 through A9
,
provide address
locations through 1023. Address bit "1" from the Control
Board (2 of 2) is separated into a CS and CS signal on
auxiliary board 1, to be used for block control in the Buffer
Memory Circuit. Hence the state of CS and CS", edge connector
pins 6/18-2-4 and 6/18-2-2 respectively, determines whether
memory block through 102 3 through 204 7 is being addressed.
e. Input Data Bus
Input data to be stored in the buffer memories
is selected as appropriate by the Buffer Memory Input Selec-
tor Circuit (Section II. C. 6.) and made available on the input
data bus. This data must be available during the correct time
period to allow it to be written into memory.
f. Write Enable, WE
A 35 nanosecond active low WE signal is generated
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on the Buffer Memory Timing Circuit Board (Section II. C. 8.)
and pulsed each time a set of input data is to be stored in
parallel into channel 1 and channel 2 buffer memory. During
the time of this active low pulse input data on the input
data bus will be stored in RAM at the location pointed to
by the address bus lines and CS/CS. At all other times WE
is high and output data is read from the buffer memory loca-
tion pointed to by the address bus and C3/CS. Note that
data stored at a particular address location by WE can be
immediately read out onto the output data bus provided the
address lines are not changed immediately after the WE
pulse. This fact is utilized in future design modifications
(Section V)
.
g. Output Data Bus
Output data is available on the output data bus,
to be latched onto the Buffer Memory Output Selector board
(Section II.C.ll.) when appropriate, at all times that WE is
high. Thus the output data bus is constantly stabilizing
to the data stored at the location pointed to by the address
lines and CS/CS.
h. Buffer Memory Timing Diagram
The timing associated with the buffer memory cir-
cuits for both the write and the read mode is shown in Figure
23.
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SSYNC0B(2) (ON CONTROL (2 OF 2))
ADDRESS H 80 ns







ABOVE FOR MEMORY WRITE (MODE I)
SSYNC0B(2)





ABOVE FOR MEMORY READ (MODE II)
Figure 23. Buffer Memory Circuit Timing Diagram
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i. Voltage Requirements
Because bipolar RAM chips are heavy power con-
sumers, the two buffer memory boards consume the major por-
tion of the main logic power supply located in the lower rear
section of equipment rack 16.
j . Component Layout
Figure 24 shows the major component layout for
this circuit.
8 . Buffer Memory Timing Circuit
a. Introduction
The Buffer Memory Timing Circuit, Figure 25, lo-
cated on DAU board 16 performs several important functions
pertinant to DAU operation. This circuit coordinates inter-
action ("handshaking") between the A/D (Section II. C. 2. and
3.), the INTERDATA 7/32, the Buffer Memory Input Selector
Circuit (Section II. C. 6.), the Buffer Memory Circuit (Section
II. C. 7.), the Buffer Memory Output Selector Circuit (Section
II.C.ll.), the Control Board (1 of 2) (Section II.C.12.) and
the Control Board (2 of 2) (Section II.C.13.). To facilitate
the understanding of this circuit, three different but dis-
tinct modes of DAU operation will be discussed. Listed in
Table V is each mode and the appropriate associated signals
generated for both internal and/or external use. Mode I
operation is used during data acquisition to store A/D con-
verted data into buffer memory. Mode II operation is used


































































































































































INTERDATA 7/32. Mode III operation is used to load diagnos-
tic data into the buffer memory,
b. Mode 1 Operation
(1) Generation of WE . Write enable (WE) is a 35
nanosecond, active low pulse generated precisely at the correct
time to "write" both channels of A/D converted data into the
buffer memories in parallel. Referring to Figure 25, four
7474 D flip-flops, IC-5 and IC-6 , are used to bring into
coincidence the active A/D converter end-of-convert (EOC) sig-
nals, be they the low speed channel 1 and channel 2 EOC sig-
nals or the high speed channel 1 and channel 2 EOC signals or
the high speed channel 1 and channel 2 EOC signals. This
technique, used to compensate for inherent differences bet-
ween conversion times for the ADC boards, waits until the
slower of the two EOC signals clocks Q high in that flip-flop
at which time the output of the assoicated NAND gate, pin 8
or pin 11 on IC-10, goes low. The AND gate characteristics
operate on active low signals as an OR function. Utilizing
this idea the active low signal from either of the coinci-
dence producing NAND gates, is OR'ed through the 7408 AND
gate on IC-9 to produce the end-of-convert master (EOCM)
signal at pin 6. The active low EOCM is then OR'ed through
a second 7408 gate on IC-9 to bring pin 8 low. That high-
to-low transition applied to pin 3 of the WRITE TIMER, a
74121 monostable multivibrator, IC-12 triggers a 35 nano-
second positive pulse at the Q output, pin 6. In mode I the
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7/32 RD input on edge connector pin 16-1-35 is. low, which is
inverted by the 7 400 NAND gate on IC-3 to apply a high level
to pin 4 of IC-3, a second 7400 gate. The WRITE TIMER out-
put pulse is applied to pin 5 of that same 7400 gate to
generate the WE active low pulse out on pin 6, which leaves
the board via edge connector pin 16-1-33.
Note that EOCM can be disabled at the D flip-
flops if the ADC3-L0 or ADC3-HI signal (edge connector pins
16-2-23 and 16-2-17)
,
generated by the ADC Prestart Circuit
(Section II. C. 4.) is low. It is this method that allows the
ADC Prestart Circuit to operate the A/D converters for 2
milliseconds at 250 KHz for the prestart period, without
writing that invalid data into the buffer memories.
(2) Generation of SSYNCB0 . The slave sync pulse
(SSYNCB0)
,
probably the most important pulse in the DAU, is
generated at the completion of each cycle for the three modes,
This pulse is used to clear various asynchronous logic gates
in the DAU and eventually generate the interface logic to
"handshake" with the INTERDATA 7/32. In Mode I SSYNCB0 is
the only important pulse internal to the DAU operation.
In mode I the 7474 D flip-flop on IC-2
(SSYNC F/F) is direct cleared by EOCM via the 7408 gate
IC-9 and the 7404 inverter pins 1 and 2 of IC-7. When EOCM
goes low at the coincidence of the EOC's for the operational
A/D converters, the inverter brings the direct clear (DC) pin
1 of IC-2 high to enable the SSYNC F/F. When the WRITE TIMER
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IC-12 pulses its Q output pin 1, tied to the clock input of
SSYNC F/F pin 3, latches SSYNCB0 on the trailing edge to
bring the Q output, pin 6, low. The SSYNCB0 is output to
edge connector 16-1-23 and sent to the auxiliary board 2
(Section II.C.10.) where it propagates through six 7404 in-
verters to provide 60 nanoseconds of delay, and the brought
back as SSYNCBl (0) on edge connector 16-1-19. SSYNCBK0)
is OR'ed through the 7408 gate to pin 11 of IC-1 which is
tied back around the board as feedback to direct clear the
EOC flip-flops, IC-5 and IC-6
,
plus the DA F/F and the DR
F/F, and eventually trigger the DELAY TIMER, IC-11. The
DA F/F, DR F/F and DELAY TIMER are discussed in conjunction
with modes II and III. When the SSYNCB1 (0) low level direct
clears the EOC flip-flops, they return their outputs to low
which propagates through to bring EOCM high. EOCM high, in-
verted through the 7404 gate IC-7 then direct clears the
SSYNC F/F which brings SSYNCB0 high. Thus the SSYNCB0 active
low level is terminated by "itself" through the feedback loop
to create approximately a 120 nanosecond pulse. At the
trailing edge of the SSYNCB0 pulse, the EOC flip-flops have
been reset to await the arrival of the next cycle of EOC
signals and continue the writing of data to buffer memory,
c. Mode II Operation
(1) Generation of SSYNCB0 . Generation of SSYNCB0
for Mode II operation is similar to that described in Section
II.C.8.b.(2) for Mode I operation, utilizing the WRITE TIMER
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and the SSYNC F/F with feedback for pulse termination. How-
ever, in Mode II EOCM is not active and hence remains high,
while the data request flip-flop (DA F/F) , when clocked by
input signal DRG0'(j?)B2 from edge connector pin 16-2-3, pro-
vides an active low level to propagate through two 7408 gates
on IC-9, trigger the WRITE TIMER and then the SSYNC F/F. The
DR F/F is direct cleared by SSYNCB0(1) which indirectly ter-
minates SSYNCB0 and leaves the DR F/F reset for the next
DRGO(0)B1. Note the SSYNCB0 pulse in Mode II occurs as the
termination of a complete "read" cycle, but a complete cycle
in this sense means two read operations, one for the channel
I data and another for the channel 2 data. This concept is
further discussed in the following section.
(2) Generation of DRGO(jZ) Bl and DRGj#(0)B2. In
order to adequately discuss the complete operation of Mode
II then DRG0(0)B1 and DRG0 (0)B2 signals generated on auxil-
iary board 1 (Section II. C. 9.) must be understood. The
DRGj?(0)Bl and DRG0(0)B2 signals are simply the creation of
two pulses from one, accomplished by four NAND gated on IC-1
of auxiliary board 1, Figure 28. The data available, gated
(DRG0) signal entering on edge connector pin 12-1-6, is an
interface active low pulse, generated by the INTERDATA 7/32
ULI board, in conjunction with a DMA operation. Data words
"read" out of the DAU to the ULI must be done in 16 bit words
or less, which requires that two words must be read from the
DAU for each complex data point stored (i.e. each pair of
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data words in channel 1 and channel 2) . Because the DAU ad-
dress bus during any mode, can only be controlled by the ad-
dress register on the Control Board (2 of 2), Section II. C.
13., Mode II operation is facilitated by the generation of
DRG0(0)B1 and DRG0(0)B2.
The TOGGLE F/F input on edge connector pin
12-1-8 of the auxiliary board 1, generated on the Buffer Me-
mory Timing board, determines whether an incoming DRG0(0)
pulse on pin 12-1-6 will generate a DRG0(0)B1 pulse or a
DRG0(0)B2 pulse. When TOGGLE F/F is low, pin 12 of the 7400
HAND gate, IC-1, is low assuring that DRG0(0)B2 stays high.
Pin 10 of the 7400 NAND gate, IC-1, will be high after
TOGGLE F/F was inverted through pin 5 to pin 6 of IC-1. When
an active low DRG0(0) pulse arrives it is first inverted by
pin 1 to pin 3 of IC-1, which applies a high to pin 9 and pin
12 of IC-1, which generates DRG0(0)B1 and does nothing to
DRG0(0)B2. When the TOGGLE F/F input is high the opposite
condition exists to create the DRG0(0)B2 pulse for the
DRG0(0) input. Keeping in mind how the DRG0(0)B1 and DRG0 (0)
B2 pulses are generated, a complete read out cycle of Mode II
operation can be discussed.
Mode II operation is started when input
DAG0(5)B on edge connector 16-1-11 of the Buffer Memory
Timing board pulses low. DAG0(5)B direct clears both the
TOGGLE F/F a 7476 J-K flip-flop, IC-14 , and the BUSY F/F,
a 7474 D flip-flop, IC-13, plus DAG0(5)B being OR ' ed through
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a 7408 gate pin 13 of IC-1, direct clears everything in the
SSYNCBK0) feedback loop and fires the DELAY TIMER, IC-11,
which clocks TOGGLE F/F into the low state at Q, pin 14
(TOGGLE F/F is a J-K flip-flop set to toggle) . The TOGGLE
F/F set low is sent via the SEL output pin 16-2-5 to auxi-
liary board 1 which causes the first DRG0 (0) pulse coming
from the INTERDATA 7/32 ULI board to generate a DRG0(0)B1
pulse. The SEL output also supplies the Buffer Memory Out-
put Selector board (Section II.C.ll.) to select either
channel 1 data (SEL low) or channel 2 data (SEL high) for
output to the data input bus (DIN lines)
.
When the DAU is ready to provide data to the
INTERDATA 7.32, the Control Board (1 of 2) puts output line
SATNO, low. When the INTERDATA 7/32 is ready to accept a
word of DMA data it sends a DRGO pulse to the DAU which is
passed as DRGO (0) to auxiliary board 1 to generate DRG0(0)B1
and also to the Buffer Memory Timing board, pin 16-1-15.
DRG0(0) is OR'ed through 7408 gate pin 1, IC-1 where it
direct sets the BUSY F/F, pin 4, IC-13, and holds BUSY 1 low
via 7408 gate pin 4, IC-1. At the trailing edge of DRG0 (0)
,
both pins 4 and 5 of the 7408 gate, IC-1, are high which
asserts active low BUSY and returns SATNO high on the Con-
trol Board (1 of 2) . SATNO high indicates that the end of
the first read has occurred. Simultaneous to the action at
DRG0(0), DRG0(0)B1 was OR'ed through 7408 gate, pin 1, IC-8.
On its leading edge, DRG0(0)B1 clocks pin 1 of the TOGGLE F/F
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to change its state for the second read of the cycle, and it
also clocks the BUSY F/F low, on its trailing edge, removing
BUSY 1 and reasserting SATNO low, thus calling for the INTER-
DATA 7/32 to take the next data word. In this manner the
DELAY TIMER provides clocking for DMA transfers via the Ex-
tended Selector Channel (ESELCH) in the INTERDATA 7/32
/Ref. 9 _7- If the DMA transfer were to be driven at the
buffer memory rate capability, any other DMA in progress on
the other ESELCH and all CPU activity would be locked out due
to every INTERDATA 7/32 memory cycle being allocated to the
DAU.
The second hald of the read cycle, when ini-
tiated by the INTERDATA with another DRG0 pulse, sets up
BUSY 1 just as before, but now sends in DRG0(0)B2, pin
16-2-3, which latches the DR F/F low, IC-4 , and OR's through
to trigger the WRITE TIMER and SSYNCB0 as discussed in Section
II.C.8.C. (1) . This action does not initiate WE due to the
state of 7/32 RD, but it does clear all flip-flops via
SSYNCB(0)1 and OR'ed through 7408 gate, pin 5, IC-9, triggers
the DELAY TIMER to operate as described above. Also SSYNCB (0)
2
clocks the address and WC registers on Control Board (2 of 2)
to the next value for a new cycle. Note that the first pair
of words read by the INTERDATA in Mode II operation are
ignored for reasons discussed in Section II.C.ll.
d. Mode III Operation
(1) Generation of SSYNCB0 . In Mode III operation,
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SSYNCB0 is generated exactly as discussed in Mode II operation
except that the DA F/F IC-4 is latching the low level that




During this mode diagnostic input data is being latched into
the Buffer Memory Input Selector boards channels 1 and 2, to
be written to buffer memory in parallel during the WE pulse.
(2) Generation of DAG#(0)B1 and DAGff(0)B2 . Just
as the data out port to the INTERDATA 7/32 is only 16 bits,
the data in port (DOT lines) in only 16 lines, which necessi-
tates the loading of two diagnostic words to represent one
complex data point. For this reason, there exists a great
deal of similarity between the diagnostic load cycle of Mode
III and the read cycle of Mode II. For the Mode III case the
INTERDATA 7/3 2 responds to SATNO with data available, gated
(DAGJ?) . The DAG£ pulse is routed through the Control Board
(2 of 2) to be passed on as DAG0 (0) . Again DAGp(0) is split
into DAG0(0)B1 and DAG0(0)B2 pulses that function identically
on the Buffer Memory Timing board to the DRG0(0)B1 and
DRG0(0)B2 (see Generation of DRG0(0)B1 and DRG0 (0) B2)
.
Additionally, DAG0(0)B1 and DAG0(0)B2 are sent to the Buffer
Memory Input Selector boards to latch diagnostic data at the
appropriate time. In this mode the 7/32 RD input enables
WE to allow the buffer memories to be written into. BUSY 1
serves the same purpose in Mode III as in Mode II.
e. Buffer Memory Timing Circuit Timing Diagram
The timing diagram for this circuit is shown in
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Figure 26. It is helpful in facilitating understanding of
the complex nature of this circuit, particularly when dealing
with Modes II and III. Table VI shows signals associated
with Buffer Memory Timing Signals.
f. Voltage Requirements
Power supply P16 provides main logic plus 5 volts
to this circuit board.
g. Buffer Memory Timing Circuit Component Layout
Figure 27 shows the major component layout for
this circuit.
9 . Drivers, Auxiliary Board 1
a. Introduction
The four auxiliary boards implemented in the DAU
are, as the name implies, boards added to the DAU to correct
prototype design discrepancies and add additional desirable
circuits to the DAU. Auxiliary boards 1 and 2, correct
design discrepancies, while auxiliary boards 3 and 4 imple-
ment desirable circuits to the DAU.
The Drivers Board (auxiliary board 1) , shown in
Figure 28, performs two basic functions. First it provides
bus driver gates for the WE, CS, and address lines sent to
the Buffer Memory Boards (Section II. C. 7.). Secondly, DRG0
(0)B1 and DRG0(0)B2 are generated from DRG0(0) to be used
in the Buffer Memory Timing Circuit (Section II. C. 8.).
b. Bus Drivers
IC-2 through IC-5 are 7438 open collector, NAND
,
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Figure 26. Buffer Memory Timing Circuit Timing Diagram
(Mode I)
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Figure 26. Buffer Memory Timing Circuit Timing Diagram
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bus, drivers, used to buffer the address inputs, the CS and
CS" inputs, and the WE input to the 48 93415 RAM chips on
the buffer memory boards. The required pull up resistors
are implemented on the buffer memory boards. Note that the
inversion incurred by the NAND drivers causes no problems in
the present design. Because the memory boards are always
addressed by the address register on the Control Board
(2 of 2), Section II.C.13., and thus driven by auxiliary
board 1, no address confusion can exist. However, if the
address bus to the memory boards had two sources, as in the
future design (Section V.B.2.), then care must be taken to
assure "WRITE" and "READ" from the same memory location.
To assure that the 35 nanosecond write enable,
WE, pulse is clean, it is driven by two 7438 gates on IC-5.
Also, because this signal must be active low, it is first
inverted through 7438 gate, pin 4 IC-5, and then split through
7438 gate, pin 12 and 7438 gate, pin 9, on IC-5. This pro-
vides one WE output for each channel of buffer memory with
pull up resistors located on the memory boards.
c. Generation of DRG0(0)B1 and DRG0(0)B2
The generation of DRG0(0)BI and DRG0(0)B2 in the
four NAND gates of IC-1 is as described in Section II.C.8.2.
(2) .
d. Voltage Requirements
Although the auxiliary boards are implemented on
VERO universal circuit boards, they have been designed to
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match the standard power supply pinouts used in the spare
connector slots. The power for auxiliary board 1 is supplied
from plus 5 volt power supply P16 located in the lower rear
of equipment rack 16.
e . Driver Component Layout
The driver component layout is shown in Figure 29.
10 . Inverters, Auxiliary Board 2
a. Introduction
Auxiliary board 2, Figure 3tf , provides additional
7404 inverter gates used to invert signal polarities or create
delay.
b. Generation of SSYNCBK0) and SSYNCB2 (0)
7404 inverter gates from IC-1, through IC-3 are
used to generate delayed versions of the SSYNCB0 signal
originally generated on the Buffer Memory Timing board
(Section II. C. 8.). By delaying SSYNCB(0) through the six
inverters on IC-1, or approximately 60 nanoseconds, SSYNCBK0)
is generated and sent to both the Buffer Memory Output Selec-
tor Circuit (Section II.C.ll.) to latch the buffer memory
output data, and also returned to the Buffer Memory Timing
Circuit to complete the SSYNCB0 feedback loop.
Either six or two, depending on strapping option,
additional 7404 inverters are added to SSYNCB1 (0) , through
IC-2 and OC-3, to generate SSYNCB2 (0) . SSYNCB2 (0) is present-
ly wired with two additional inverters. The option for six
inverters may be used in the future modified DAU. SSYNCB2 (0)
106











































is used on both Control Boards ((1 of 2) and (2 of 2)) for
status checking and clocking of the address and word count
registers. Note that SSYNCBK0) and SSYNCB2(0) have not
been changed in polarity from the original SSYNCB0.
c. Generation of ASEL and BSEL
By inverting the ADC-HI and ADC-LO inputs of edge
connector pins 12-2-32 and 12 —2 — 30 respectively, ASEL and
BSEL are generated and used in teh Buffer Memory Input Selec-
tor Circuit as discussed in Section II.C.6.b.
d. Voltage Requirements
The auxiliary board 2 is supplied plus 5 volts
from the main logic power supply, P16, located in the lower
rear of equipment rack 16.
e. Inverter Component Layout
The auxiliary board 2 component layout is shown
in Figure 31.
11. Buffer Memory Output Selector Circuit
a. Introduction
The Buffer Memory Output Selector Circuit, DAU
board 14 is shown in Figure 32. This circuit provides a
means of outputting both channel 1 and channel 2 data to a
single 16 bit output port, for either the INTERDATA 7/32 or
the AP-120B Array Processor. Onboard bus drivers are pro-
vided for both receiving devices.
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b. Latched Output Data
Output data for buffer memory data from channel 1
and channel 2 is parallel latched on the output selector
board into six 74175 four bit latches , IC-1 through IC-6 , on
the trailing edge of SSYNCB1(J?) pulse (from auxiliary board
2, Section II.C.12.). This data then remains latched through
the entire cycle between SYNCB1(0) pulses, which allows ade-
quate time to "read" the data out to the receiving device.
c. Output Multiplexer
Three 74157 quad 1 of 2 multiplexers, IC-7 thru
IC-9 are used to select data fcme channel at a time) to the
output port. The SEL input, pin 14-1-17, generated on the
Buffer Memory Timing board (Section II. C. 8.) correctly
toggles both channels of data out to the port during the
"read" (mode II) cycle.
d. Output Bus Drivers
Parallel 12 bit bus drivers for the INTERDATA 7/32
data in bus (DIN lines) , and the AP-120B bi-directional data
bus are included on this board. Both sets of bus drivers are
tied in parallel to the output multiplexer chips. Although
the DAU can presently output only to the INTERDATA 7/32 DIN
lines, IC-10, IC-12 and IC-14 , 7438 open collector NAND bus
driver gates will provide drive for data onto the AP-120B's
IOP-16 I/O data bus (future application) . The bus drivers
for the AP-120B are compatible with Digital Equipment Corpor-
ation Unibus data bus requirements as used by FLOATING POINT
112
SYSTEMS in the IOP-16. In both cases data is left justified
to put 8 or 12 data bits into a field of 16 bits with bit "0"
as most significant bit (MSB)
.
e. Output Selector Timing
Figure 33 shows the timing relationships for this
circuit.
f. Voltage Requirements
The power to this circuit is supplied by plus 5
volt main logic power supply P16, located in the lower rear
of equipment rack 16.
g. Output Selector Component Layout
The major component layout for this circuit is
shown in Figure 34.
12. Control Board (1 of 2) , DAU Interface
a. Introduction
Control Board (1 of 2) and Control Board (2 of 2)
are two parts of one major DAU circuit designed to interface
the DAU to its controlling processor, which is presently the
INTERDATA 7/32. Together, Control Boards (1 of 2) and (2 of
2) receive, via the ULI board, output data (DOT lines) , con-
trol out signals (COT lines) and active low interfacing
pulses, data available, gated (DAG0) f and data request,
gated (DRG0) . Through this interface with the INTERDATA 7/32,
the DAU is precisely controlled to operate as documented, and
send back DAU status to the status input lines (SIN lines)
of the INTERDATA. The Control board (1 of 2) performs two
113
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basic functions. First it receives the COT line signals and
the DAG0 pulses, and second it provides for the SIN lines,
the DAU status. See Figure 35.
b. DAG0 Routing
COT lines 040 through 010 are recieved with in-
verter receivers, 7404 gates on IC-1, and sent to the four
address input, pins 20 through 23, of the 74154 1 of 16
multiplexer, IC-2. Using the DAG0 pulse on pin 18, data in,
of IC-2, the software controlled states of COT 040 through
COT 010 provides DAG0(0) through DAG0(5). This technique
allows the DAG0 pulse to be distributed throughout the DAU
to trigger various events under INTERDATA 7/32 control.
c. Status Register
The status register supplies four bits (SIN 040,
SIN 050, SIN 060 and SIN 010) of status information to the
INTERDATA 7/32. These bits are individually generated on
Control Board (1 of 2) and only have meaning as used by the
software programs that operate the DAU. The term status
register indicates more than one status bit.
(1) BUSY 0, SIN 040 . The BUSY status bit,
fed-back to the INTERDATA on the SIN 040 line, is used to
inform the INTERDATA that the DAU is in either of two condi-
tions, defined as a busy state.
The first condition is during the acquisition
mode (mode I) when either the high or low speed A/D converters





























edge connector pins 8-2-29 or 8-2-27 respectively, will be
asserted high. That high will be OR'ed through 7432 gate,
pins 4 or 5 , IC-6, and OR'ed a second time through 7432 gate,
pin 9, IC-11, and finally inverted to active low through 7420
gate, pin 8 of IC-9, where it is fed off the board on edge
connector pin 8-1-29. The BUSY status also light LED on
board indicator, L2, through 7408 gate, pin 11, IC-8, used as
a buffer. Test point T2 allows access to the BUSY status
line.
The second BUSY condition is set by the
OR of the DELAY 1 input, pin 8-2-17, through 74 32 gate, pin
10, IC-11, and on through as described for the first condi-
tion. DELAY 1 is asserted by BUSY 1 from the Buffer Memory
Timing Circuit as described in Section II.C.8.C. This con-
dition exists during the transfer of data to or from the
INTERDATA (mode II or mode III) during the buffer memory
access time and the additional built in delay.
(2) OV0, SIN 050 . This status bit is implemented
to detect an end-of-convert (EOC) , from either of the opera-
tional ADC channels, prior to the completion of memory access
for the previous EOC cycle. This situation could occur either
as a result of operating the DAU at too fast a sample rate for
the chosen ADC, or due to a timing fault as a result of com-
ponent failure.
OV0 (OVER RUN) is generated by four 7474 D
flip-flops, IC-4 and IC-5 used as timing comparators during
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the acquisition mode (mode I) only. To initialize the D
flip-flops and assure the correct starting posture, DAG0(5),
pin 6, IC-2, via two 7404 inverter gates on IC-3, direct
clears all four flip-flops which asserts their Q outputs
high. All four Q outputs NAND together in 7420 gate IC-9,
which goes low on pin 6, only when all four inputs are
high. The NAND output is inverted by 7404 gate, pin 9,
IC-3, to supply test point T3 and the OV0 SIN 050 output,
pin 8-2-19. Two additional inverters on IC-3, buffer OV0
to indicator LED, L3. SSYNCB2 (0) , generated on auxiliary
board 2, is input to the Control Board (1 of 2), pin 8-1-35,
routed via 7404 inverter gate, pin 5, IC-3, and applied as
an active high signal to the D input of all four D flip-flops.
Additionally each flip-flop is clocked by one of the A/D
converter active low EOC signals. If any one of the four
flip-flops receive the trailing edge of an EOC signal while
the SSYNCB2 (0) input is asserted high, a low will be latched
to the Q output and hence cause the NAND output to go high,
asserting that an OVER RUN has occured.
(3) EOM, SIN 060 . End-of-medium (EOM) is as-
serted when the work count (WC) register goes to zero (Sec-
tion II.C.13.g.) with a transfer request pending. This con-
dition would indicate that the DAU had transferred out of or
into storage (mode II or mode III) all of the data words de-
fined by a particular block transfer. If the INTERDATA con-
tinued to try and transfer data from or to DAU buffer memory
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it would either be taking bad data (mode II or possibly
overwriting memory locations during the diagnostic mode
(mode III)
.
EOM is generated by combinational logic
using the 7/32 WR, pin 8-2-23, the 7/32 RD, pin 8-2-25, and
the WC M/M, pin 8-2-21, inputs. 7/32 WR and 7/32 RD are
OR'ed in 7432 gate, pins 1 and 2, IC-6, then inverted through
7404 gate, pin 1, IC-7, and applied to pin 12 of 7432 OR gate,
IC-6. WC M/M is applied to that same 74 32 gate pin 13, with
the output pin 11 providing the EOM status bit pin 8-2-19.
During transfer activity (mode II and mode III) pin 12 of
IC-6 will be low. If the WC register reaches zero, WC M/M
will go low to apply active low EOM. EOM is also applied to




(4) WC-LO, SIN 070 . Word count low (WC-LO) is
the WC M/M input buffered by inverters on IC-7 to provide
full time status of the word count register regardless of mode
of operation. This status bit has not been physically wire
wrapped to the SIN 070 line; however, the edge connector pin
8-2-29 has been provided for future application,
d. Generation of SATNO
The SATNO output (send attention) , active low
signal, is an interrupt bit sent to the INTERDATA 7/32, ULI
Board to request that the INTERDATA respond to the DAU pending
word transfer to or from the DAU. An interrupt status is sent
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to the INTERDATA whenever SATNO is low.
SATNO is generated as the active low OR of BUSY
and OV0 through 7408 gate, pin 1 and 2 of IC-8. Normally
SATNO is sent whenever BUSY is not sent. In addition
SATNO is sent on an OV0 condition to cause an immediate
interrupt to the INTERDATA rather than wait for polling of
the status register. LED, LI, provides on board indication
and test point, Tl, provides easy access to SATNO.
e. Generation of E ADD and E WC
The address and word count registers on Control
Board (2 of 2) are enabled by E ADD and E WC generated on
Control Board (1 of 2) pins 8-2-13 and 8-2-15 respectively.
Using the OR'ed combination, IC-6 and IC-11, of the 7/32 RD,
ADC-HI and ADC-LO, E ADD and E WC are asserted active low
during all modes of the DAU. The purpose of these two
signals is to prevent the WC and ADD registers from increment-
ing during DAU set up.
f. Voltage Requirements
This circuit is supplied power from the plus 5
volt main logic p"ower supply, P16, located in the lower rear
of equipment rack 16.
g. Control Board (1 of 2) Component Layout
Figure 36 shows the component layout for this
circuit.













































































Control Board (2 of 2) , Figure 37, implements the
second of two boards that interface the DAU with the INTERDATA
7/32. This board, DAU board 10, contains the INTERDATA data
out line (DOT lines) inverter receivers, and five registers,
controlled by the INTERDATA 7/32, that specify DAU activity.
b. Data Input
Control Board (2 of 2) provides sixteen 7404 in-
verter gates, IC-1 through IC-3, to receive data input from
the INTERDATA 7/32, via the ULI board. The inverter receivers
in addition to buffering the data lines, convert the input
to positive logic.
c. DAG0 Pulse
The data in lines (DOT) are parallel wired to all
five registers on Control Board (2 of 2) . To organize which
register is loaded by the available data, each register is
individually given a load command by DAG0(1) through DAG0(5),
generated by Control Board (1 of 2), Section II.C.12. These
DAG0(X) active low commands are routed versions of the data
available, gated (DAG0) command asserted by the ULI for each
data transfer to the DAU.
d. Range Register
The RANGE register consists of one 74175 quad
latch, IC-4. When clocked by DAG0(1), it latches available
data from DOT 121 through DOT 151. This latched data pro-
vides a BCD value that determines the range of frequencies
























the DAU at a sample rate other than that allowed by a given
range setting, the RANGE register must be reloaded by INTER-
DATA 7/32 program control.
e. Frequency Register
Four 74175 quad latches, IC-5, IC-10, IC-15 and
IC-19, make up the FREQUENCY register. When clocked by DAG0(2)
the FREQUENCY register latches data from all 16 DOT lines to
provide four BCD digits of data to the SM-101 for frequency
setting. The frequency and range settings for the SM-101 are
contained in Appendix 3. The sample rate of the DAU will be
as specified by the FREQUENCY register until specifically
changed by program control from the INTERDATA 7/32.
f. Word Count Register
The WORD COUNT register (WC) , allows the DAU to
maintain a pre-set word count capability, used during the
acquisition mode (mode I) to stop A/D conversion at the com-
pletion of the pre-set block size. Three 74191 up/down 4
bit counters, IC-7, IC-12 and IC-17, make up the WC register.
DAG0(3) loads the data available on DOT 041 through DOT 151,
which determines the maximum value of the acquisition block.
When E WC is low the WC register counts down one value for
each SSYNCB2 (0) received (Section II. C. 8.). SSYNCB2 (0) clock-
ing is only applied to pin 14 of IC-7 (LSB) and then pro-
gressed up the register by the ripple count (RC) output pin
on each chip. When the WC register has been counted down to
zero (all bits zero) each chip's M/M output, pin 12, goes high.
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All three M/M high levels plus a test switch, IC-18, outputs
M/M WC, pin 10-2-18, to Control Board (1 of 2). M/M WC is
also applied back to the CONTROL register to direct clear the
ADC-HI and ADC-LO flip-flops thus terminating acquisition
for a particular block of data. Note, during special condi-
tions, such as trouble-shooting, the DAU can be caused to run
indefinitely in an acquisition mode by switching Si to the
TEST position and thereby denying that M/M WC ever be
asserted low. The WC register must be reset by program con-
trol for each block of acquisition (mode I, II and III),
g. Address Register
The ADDRESS register (ADD) , implemented just as
was the WC register, is pre-set by data lines DOT 041 through
DOT 151 when loaded by DAG0(4). The ADD register is set to
count up and thus provides to the buffer memories incre-
mented addresses starting from the pre-set address. Just as
the WC register, the ADD register clocks up one value for
each SSYNCB2 (0) received when E ADD is low. The ADD register
must be reset by program control for each block of acquisition
(mode I, II, and III). Note, 12 bits of ADD and WC allows a
complete count of 4095; however, bit zero (MSB) is not used,
limiting the largest count in the ADD and WC registers to
2047 which is compatible with the size of buffer memory,
h. Control Register
Eight D flip-flops, IC-8, IC-9 , IC-13, and IC-14,
are used as individually resettable latches for mode control
126
of the DAU. IC-14 is presently not used, but rather is
available as two spare latches. IC-8, loaded from data lines,
DOT 141 and DOT 151, provides the ADC-HI and ADC-LO outputs.
These two signals are direct cleared by M/M WC low. IC-9
,
loaded from data lines DOT 121 and DOT 131, provides the 7/32
WR and 7/32 RD outputs, IC-13, loaded from data lines DOT
101 and DOT 111, provides the ADC2-HI and ADC2-L0 outputs.
Each of these signals are individually discussed in other
sections of the DAU OPERATION. The CONTROL register is
loaded by DAG0(5), which is the last step in the set-up se-
uenqe that starts the DAU in any of its modes of operation.
Except for ADC-HI and ADC-LO all output values remain
asserted until reloaded by program control from the INTER-
DATA 7/32.
i. Voltage Requirements
This circuit is powered by plus 5 volts from the
main logic power supply located in the lower rear of equip-
ment rack 16
.
j. Control Board (2 of 2) Component Layout
Figure 38 shows the component layout for this
board. Table VII lists the Control Board Signals.
14 . Power Supplies
a. Introduction
The DAU power requirements have been satisfied
using eight individual power supplies. This liberal use of
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b. DAU Backplane Power Supplies
Three of the eight power supplies, P17, P2j2f, and
P21, are physically mounted on the DAU backplane. These
power supplies, located as shown in Figure 39, provide plus
and minus five volts to the channel one and channel two ADC
and SHM modules. P21 is plus 5 volts channel 2, P20 is
plus 5 volts channel 1, and P17 is minus 5 volts for channel
1 and channel 2. Due to the small power consumption, the
common minus 5 volt power supply is not considered an isola-
tion problem.
c. Rack 16 Power Supplies
Power supplies P16, P18, and P19 are located in
the lower rear of equipment rack 16. Each power supply feeds
a terminal strip, mounted near the power supplies, easily
accessible for connection to the DAU. P16 is plus 5 volt
main logic power, P18 is plus and minus 15 volt power to
channel 1 ADC boards, and P19 is plus and minus 15 volt power
to the channel 2 ADC boards.
d. Rack 17 Power Supplies
Power supplies P4 and P5 are located in the lower
rear of equipment rack 17. These supplies feed a terminal
strip arrangement as in rack 16. P4 is plus 24 volts supplied
to the SM-101, DAU frequency synthesizer, and P5 is plus 10
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Relays kl and k.2 shown in Figure 39, switch on
and off all DAU power supplies, except P4 and P5, with the
AC supply to the DAU. This configuration is designed to
remove power from the DAU boards in the event of DAU AC loss.
Rack 16 blower fans are connected to the same AC supply,
thus insuring that DAU power is removed when cooling air is
lost.
A quick determination of DAU power supply status
is available from the top of the DAU by inspecting the eight
LED power supply indicators on the ADC protect board (Section
II. C. 5.)
.
D. DAU TEST PANEL
1. Introduction
As with any device designed for computer control,
normal operation of the device happens at rates not easily
observable. To allow control of the DAU to occur at human
speed, under human control, the DAU Test Panel was designed
and implemented to directly replace the INTERDATA 7/32 DAU
interface. The Test Panel, when connected to the DAU in place
of the INTERDATA, then in effect becomes the controlling
computer for the DAU.
2. DAU Test Panel Operation
The DAU Test Panel circuit, shown in Figure 40, con-
sists of a set of single pole, single throw switches, one each,
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to replace the sixteen DOT lines, and four COT lines, plus
four push button switches to replace the DAG0, DRG0, SATNj2f
and SCLR0 command pulses. Additionally, LED indicators are
used to indicate activity on the sixteen DIN lines, the
sight SIN lines, and the SATNO line. Debounce logic was
used to create clean pulses for DAG0 and DRG0, as shown in
Figure 40. By manually setting the various DOT and COT lines
in conjunction with the DAGJ7 and DRG0 pulses, the DAU can
be set up and operated in all modes (see DAU PROBLEM ISO-
LATION Section II. F.).
E. DAU ALIGNMENT
1. Introduction
Although the majority of the DAU is implemented with
digital, LSI, MSI and SSI components, some alignment is nec-
essary on the analog signal path prior to A/D conversion. In
a dual channel A/D conversion system such as this, consider-
able attention must be paid to matching the "inphase" and
"quadrature" signal components in order to minimize spectral
distortion in the processed spectrum (see Section II. A. 2.).
2
.
Theory of Dual Channel Gain Difference
As discussed in Section II. A. 2. using dual channel
data acquisition allows the use of sample rates in each
channel, at one half the rate of single channel data acquisi-
tion for the same spectral passband. Dual channel A/D con-
version creates complex data points from the "inphase" and
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"quadrature" analog signal components, thus allowing more
efficient use of the discrete fourier transform.
A single frequency sine wave entering the DAU for
A/D conversion can be thought of as a rotating vector as
shown in Figure 41 (a) . The "x" component of the rotating
vector represents one channel of signal, while the "y" com-
ponent represents the other channel of signal. If the gain
in both channels from the signal splitter through the A/D
converters are not exactly matched, the resultant rotating
vector after A/D conversion, will not be circular, but
rather elliptical (Figure 41 (b) )
.
The elliptical vector can be represented by two
oppositely rotating vectors of different magnitudes (Figure
41 (c) and (d) ) , rotating at the same frequency. As an
example, consider the vectors in (c) and (d) to be of mag-
nitudes 0.995 and 0.005 respectively. Starting with both
vectors pointing in the same direction at position zero,
the resultant elliptical vector through one cycle of rota-
tion can be determined. At position zero the sum of both
vectors is 1.0 as shown in Figure 41 (e) . At position one,
vector (c) is pointing 180 degrees out of phase with vector
(d) which adds to give resultant vector (e) of 0.99. Con-
tinuing through the cycle the resultant values for positions
two and three, as shown by (e) , indicates a slightly elliptic
vector. This indicates that the resultant spectrum for the












Figure 41. Dual Channel Gain Difference
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quency domain by a single major spike at the vector fre-
quency, with a small additional spike occuring at the image
frequency (Figure 41(f)). Using the example shown, these
two frequency domain spikes would have a voltage ratio of
.005/0 .995 which is approximately 0.005. Then the power
ratio is the voltage ratio squared or 2.5 x 10 which is
-46dB.
In addition to the gain error, the amplitude of the
image frequency is affected by the phase difference between
the "inphase" and "quadrature" signal components, which is
determined by the phase difference between the local oscilla-
tor signals sent to the baseband mixers (on the high speed
ADC boards) , and the phase error introduced by amplification
and filtering in the two channels. If the phase difference
is precisely 90 , then no contribution to the image fre-
quency will occur. If, however the phase difference varies
from 90 by 1° (as shown in Appendix E) assuming perfect
gain alignment, the resultant image frequency will be -35dB,
while a 2 error gives an image frequency of -29.1dB. The
phase error from the local oscillator signal can be adjusted
to a minimum valve, but the phase error introduced in ampli-
fication and filtering cannot be adjusted. Moreover, the
amplifier/filtering phase error is a function of frequency,
varying as much as 7° in the low speed channels (due to the
Rockland filter) . As shown by equation 1 from Appendix E,
the relation ship between the gain error and phase error is
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as follows:
image amp/filter L.O. gain
signal = phase error + phase + error
component error
The phase error in the local oscillator signal has been mea-
sured and adjusted to a minimum error condition. No further
adjustment of this phase difference should be necessary. The
amp/filter phase error cannot be adjusted, which leaves only
the gain error that must be aligned.
Using this concept, it becomes possible to dynami-
cally align the dual channel acquisition system by inserting
a pure sine wave signal at various frequencies through the
DAU and then balancing the analog gain in both channels for
the minimum image frequency as plotted in the freuqency domain.
3 . Static Dual Channel Alignment
a. Introduction
This static alignment procedure is the first step
toward achieving a minimum image frequency response from the
DAU. Static alignment consists of 1) balancing the analog
gain path for the high and low speed paths, and 2) adjusting
the sample-and-hold modules and analog-to-digital converter
modules for the high and low speed ADC boards.
b. High Speed Static Alignment
To obtain access to the gain trimpots , the High
Speed ADC board being adjusted must be put on the 9" wide
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extender board. Using a variable power supply capable of
to +5 volts and an accurate digital voltmeter, accomplish
the following steps in the order given.
(1) Assure a common ground exists between the
test equipment and the DAU.
(2) Ground the input of amplifier Al and adjust
trimpot Rl for zero volts (+.01 volts) at the output of
amplifier A2 . Check that amplifiers A3 and A4 are also close
to zero volts.
(3) Set the power supply for a plus 1.28 volts,
and apply this to the external input jacks on the front
panel via coaxial cable, for both channel inputs. Assure
that the front panel switches are in the EXTERNAL position.
(4) Check the voltage at the external input of
the High Speed ADC board, edge connector pin 7/11-2-24.
Readjust the power supply for 1.278 +0.002 volts at this
point. This step is to overcome the ohmic losses from the
front panel to the board and also to try and minimize the
voltage variations when the board is installed without the
extender board.
For the remainder of the procedure the A/D
converters must be sampling at some test rate, preferably
10 KHz or 100 KHz to accommodate both high speed and low
speed ADC's. This can be accomplished from program control
by starting an acquisition while leaving the TEST/NORMAL
switch on Control Board (2 of 2) in TEST, or by manually
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starting an acquisition with the Test Panel (Section II. F. 2.)
with the TEST/NORMAL switch in TEST. In either case the. ADC's
are caused to convert continuously. The Test Panel method
offers the advantage that both the high and low speed ADC's
can be left running by asserting ADC2-HI and ADC2-L0 which
allows simultaneous alignment of the high speed and low speed
analog paths.
(5) Measuring the voltage at the S/H input to the
high speed ADC module, pin 17 , available as a test point on
the upper side of the ADC module, adjust the A2 trimpot, R2 4,
to obtain -1.278 volts +.002 volts.
(6) If doing a simultaneous alignment of both
the high and low speed analog paths, measure the voltage at
the S/H input to the same channels low speed ADC module, pin
32, available at the S/H IN test point, and adjust the A4
trimpot, R25, to obtain -4.995 volts +.005 volts. Note that
both high and low speed ADC modules receive inverse voltage
polarity from the front panel signal due to an odd number of
inverting amplifier stages. The low speed S/H module is in-
verting while the high speed is not. The step up from 1.28
volts to 5.0 volts between the high speed and low speed ADC
modules is provided by gain in A4 . Also the low speed ADC
board will not have continuity between A4 and the low speed
board without the ROCKLAND System 816 filter properly operating
(7) Reverse the input power supply voltage po-
larity from plus to minus assureing -1.278 volts +.002 volts
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available at pin 7/11-2-22. Check the voltage level at the
S/H IN test point of the high speed ADC board. If this value
is not +1.278 +.002 volts the SHM-UH offset gain trimpot must
be adjusted. This trimpot, a small screw accessible through
a hole in the upper edge of the SHM-UH module, should be set
to put the voltage level half way between the plus and minus
values.
(8) If doing a simultaneous alignment of both
high and low ADC's, measure the voltage at the S/H IN test
point on the low speed ADC board. If this value is not
+4.99 5 volts +.005 volts adjust the external SHM-5 20kohm
offset, trimpot, located on the low speed ADC board, to put
the voltage level half way between the plus and minus values.
(9) Repeat steps (5) through (8) until the
analog gain and S/H offset have been set to give the correct
full scale bipolar input voltages for the ADC module respec-
tively.
(10) Repeat steps (4) through (9) for the ADC
channel not yet aligned. A small amount of voltage variation
may occur as a result of removing the board from the extender
board. Provided the change is small, the only concern should
be in the S/H offset gain adjustments which are accessible
from the top of the boards. These adjustments may need to be
altered slightly.
c. Low Speed Static Alignment
The low speed ADC alignment can be performed
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simultaneous with the high speed alignment as discussed in
b. , or it can be performed separately by following the steps
outlined under high speed static alignment that pertain to
the low speed ADC boards.
d. High Speed ADC Module Alignment
Independent of the static gain adjustments, the
ADC modules themselves need to be adjusted for both gain and
offset. The high speed modules, ADC-VH8B2, have four adjust-
ment pots accessible through the inboard side of the modules
edge (the screwdriver will be parallel to and just under the
RAY-1 mixer module during adjustment) . It is most convenient
to perform this alignment using the extender board and the
ADC module must be operating at some appropriate sample rate
(100 KHz can be used for high and low speed modules)
.
(1) Adjust the power supply, set up as used
during the static alignment, to achieve a digital volt meter
(DVM) reading at the S/H input test point (above top edge
of module) of +1.275 +.002 volts DC. With this setting, the
parallel 8 bit, two's complement output (at the edge con-
nector pins) should flicker equally between active high
10000000 and 10000001. This is most easily viewed using an
oscilloscope on the least significant bit (LSB, bit 7) making
sure that no other low significant bits are high. To achieve
this condition, adjust the zero trimpot, the top most pot of
the four. Check the adjustment by observing that input vol-
tage +1.2 70 +.002 DC, gives 10000001 steady output, while
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+1.280 +.002 volts DC, gives 10000000 steady output.
Note, the DIN Line LED indicators on the DAU
Test Panel (if being used) will give a gross indication of
the outputs of both channels simultaneously. If both
channels are reasonably close to correct alignment the zero
bit, DIN 000, and the seven bit, DIN 070, should be the only
LED's on.
(2) Reverse the input voltage polarity and set
the voltage at the S/H IN test point to -1.265 +.002 volts.
Adjust the full scale (FS) trimpot, second pot down, output
for equal flicker between 01111110 and 01111111. Assure that
-1.270 +.002 DC, gives a steady 01111111 output.
(3) Repeat steps (1) and (2) until no further
adjustment is necessary for the correct outputs on both
channels
.
e. Low Speed ADC Module Alignment
The low speed ADC modules, ADC-EH12B3, can be
easily aligned without the use of the extender board. These
modules conveniently provide a serial output port that can
be used to observe all 12 output bits on the oscilloscope.
This method will not show the two's complement binary output
as used in the parallel output port.
(1) Adjust the power supply, set-up as used
during static alignment, to achieve a DVM reading of -4.9988
+.0002 volts DC, at the S/H IN test point (top center of
board) . Observing the Serial Out test point (next to S/H IN
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test point) on the oscilloscope, adjust the 200 ohm offset
trimpot (upper right corner of board) to achieve equal flicker
between 0000 0000 0000 and 0000 0000 0001.
Note, the DAU Test Panel will give a gross
indication of both channels simultaneously on the DIN 000 f
MSB, through DIN 150, LSB , LED indicators.
(2) Reverse the input voltage to achieve a DVM
reading at S/H IN of +4.9854 +.0002 volts DC. Adjust the
20 ohm gain pot, upper right corner, to achieve equal, Serial
Out, flicker between 1111 1111 1110 and 1111 1111 1111.
Note, the two's complement output as observed
on the edge connector pins or on the DAU Test Panel will have
zero bit (MSB) inverted. Also, the outputs for the low speed
ADC modules is inverted from that of the high speed ADC modules
for the same voltage. This is due to the inverting gain of
the high speed ADC module. It does not affect the outcome of
the spectral plots because of the magnitude squared function
of the signal processing.
(3) Repeat steps (1) and (2) until no further
adjustment is necessary for the correct outputs of both
channels.
4 . Dynamic Dual Channel Alignment
a. Introduction
As discussed in Section II. E. 2. the final align-
ment of a dual channel data acquisition system can be per-
formed by minimizing the image frequency response to a single
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frequency input signal.
b. Dynamic Dual Channel Alignment Procedure
The dynamic alignment procedure must be performed
on both the high and low speed ADC boards as outlined in the
following steps:
(1) Perform static high and low speed alignment,
Section II.E.3.b. and c.
(2) Perform high and low speed ADC alignment,
Section II.E.3.d. and e.
(3) Supply a signal near 30 MHz to input test
point 16 in the Spectrum Receiver, A25. This causes the
sinusoid signal to replace the normal receiver output sent
to the DAU. This sinusoidal signal will be split in A25 and
sent to the high speed ADC board RAY-1 mixers. The difference
between the sinusoidal signal and the 30 MHz IF quadrature
signals will determine the frequency of sinusoidal signal sent
to the ADC modules. For example an input of 3j2f.j?l MHz would
provide a 10 KHz signal to the A/D converters.
(4) Adjust the sinusoidal input signal to provide
a full scale signal to the A/D converters, approximately -50
dBm. Exact full scale level can be obtained by running the
A/D converters in the test mode (this will cause the sample-
and-hold modules to operate while measuring the AC voltage
level at the S/H IN test point on the high or low speed ADC
board. Return the TEST/NORM switch to the NORMAL position.
(5) Using the SATCOM spectrum program display
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the resulting spectrum for the sinusoidal input on the TEK-
TRONIX 4014 graphics display console using a log plot (i.e.
operate this program normally setting program parameters as
appropriate for the input signal) . The resulting spectrum
should show a pair of spectral spikes at the frequency and
image frequency of the input signal. The object of the align-
ment is to cause the image frequency spike to be suppressed
greater than 25 dB for the high and low speed ADC operation.
(6) If the image frequency is not low enough,
cause the DAU to operate in the TEST mode and adjust the high
speed S/H IN test points on both high speed boards for iden-
tical AC voltage values using trimpot R23 (located in the
feedback loop of Al on the high speed ADC board) . This ad-
justment is possible to do without using the extender board.
(7) Return TEST/NORMAL switch to normal and ob-
tain spectrum results. If the result is still not 4j3 dB of
image frequency suppression, adjustment of the IF local os-
cillator signal supplying the channel 1 and channel 2 mixers
may need to be aligned for perfect quadrature. To adjust for
quadrature first assure that the X-Y plot of the input signal
looks like a circle at the HP-1220 oscilloscope. Next add an
elbow BNC connector to the input calbe of jack J26 in receiver
A25. This will alter the LO signal phase by the increment
associated with the length of signal path added by the BNC
connector. Add or subtract connectors in this manner to
achieve the required high speed alignment.
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(8) Remember that adjustment of the high speed
amplifier chain affects the low speed gain. Repeat steps
(5) and (6) to achieve dynamic alignment of the low speed
channel; however, trimpot R25 in the feedback loop of A4 on
the high speed ADC board must be used for gain adjustment
of low speed ADC's. Adjustment of R25 will not affect the
high speed alignment. Do not readjust the LO quadrature phase
as per step (7) . R25 can only be adjusted by using the ex-
tender board. Check the spectral output in this step while
the high speed board is both on and off of the extender board.
Greater than 50 db of image frequency suppression should be
achieved for the low speed A/D converters.
F. PROBLEM ISOLATION
1. Introduction
Problem isolation for the DAU can be quickly isolated
to a suspect area by inspection of the various LED indicators,
visible from the top of the DAU, and use of the various easi-
ly available test points. An understanding of the basic DAU
operation in each of its possible modes will be necessary be-
fore trouble isolation can continue. Use of this report,
Chapter II, should enable anyone, technician or student, to
isolate any given problem on both a macro and micro level.
Section headings throughout this report have been specifically
chosen to allow its use as a look up device for specific ques-
tions, without unnecessary reading of lengthy descriptions.
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The DAU Block Diagram, Figure 3 should serve as a quick re-
ference to suspect areas, and hence lead to the correct
operational description.
2. Use of DAU Test Panel
a. Introduction
As discussed in Section II. D. the DAU Test Panel
is a device capable of replacing the INTERDATA 7/32, relative
to the DAU, thereby allowing manual control of the DAU at
human speeds. Operation of the DAU for each of its modes is
discussed below.
b. Test Panel Operation for Mode I
Mode 1, or the acquisition mode, can be set up as
follows. The order of listed steps is compatible with the
software control sequence.
(1) Replace INTERDATA 7/32 cables II and III at
the DAU backplane with cables II and III from the DAU Test
Panel. Assure that the +5 volt power leads for the Test
Panel are connected to an operational power supply.
(2) Connect a coaxial cable (50 ohm) between
the Syntest Output jack (located near the ADC Protect board)
and a counter to indicate SM-101 activity.
(3) On the front of the test panel set COT
switches (up position for 1) to hexidecimal 1 (0001 binary)
.
Set DOT switches to hexidecimal 0006 (0000 0000 0000 0110
binary) . Push DAG0. This has loaded the RANGE register




(4) Set COT switches to hexidecimal 2 (0010
binary) . Set DOT switches to hexidecimal 1000 (0001 0000
0000 0000 binary) . Push DAG0. This has loaded the FRE-
QUENCY register for SM-101 frequency of 100 KHz which should
be indicated by the counter.
(5) Set COT switches to hexadecimal 3. Set
DOT switches to hexadecimal 0400. Push DAG0. This has set
the word count (WC) register to 1024.
(6) Set COT switches to hexadecimal 4. Set DOT
switches to hexadecimal 0000. Push DAG0. This has set the
address register (ADD) to starting address of zero.
(7) Set COT switches to hexadecimal 5. Set DOT
switches to 0011. Push DAG0. This has set the CONTROL
register to ADC2-L0 and ADC-LO to start a low speed ADC
acquisition for a block size of 1024 and sample rate of 100
KHz. The acquisition will have occurred so fast as to be
barely visible. By watching the BUSY status light (SIN 040)
or the SATNO light, the acquisition will appear as a blink
of the LED. Note the CONTROL register LED indicators located
along the top of Control Board (2 of 2), are arranged in the
same order as DOT switches required to set them (i.e., COT
switches to hex 5 and DOT switches to hex 0011 has turned on




(8) To start an acquisition without allowing the
WC register to reset the DAU and terminate the acquisition,
the TEST/NORM switch on Control Board (2 of 2) should be
placed in the TEST position. Then repeat steps (3) through
(7) . The DAU will now be continuously acquiring data through
the low speed converters at a 100 KHz rate. In this, condi-
tion the SIN 040 LED should stay on while the SATNO LED re-
mains off, indicating a busy DAU. EOC signals for the low
speed converters and EOCM and SSYNCBO should all be active
signals observable with an oscilloscope at the test points
available along the top of the Buffer Memory Timing board.
Switching the TEST/NORM switch to NORM will terminate the
acquisition when WC goes to zero.
c. Test Panel Operation for Mode II
Mode II, or data transfer from DAU buffer memory
to the INTERDAT 7.32, can be simulated by the following steps.
(1) Follow steps (1) through (6) of Mode I Test
Panel Operation. Step (3) and (4) are unnecessary and can
be omitted if desired.
(2) Set COT switches to hex 5. Set DOT switches
to hex 0004. Push DAG0. Now each time DRG0 switch is pushed
the DIN LED indicators will read the data (left justified)
stored in buffer memory for first channel 1 and then channel
2 for each address location starting at address zero. Note
that the DIAL output must be pushed twice to force out old
data and load the first word of good data.
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d. Test Panel Operation for Mode III
Mode III, or the diagnostic data transfer mode,
can be simulated by the following steps:
(1) Follow steps (1) through (6) of Mode I Test
Panel Operation. Steps (3) and (4) may be omitted if de-
sired.
(2) Set COT switches to hex 5. Set DOT switches
to hex 0008. Push DAG0.
(3) Set COT switches to hex 0. Now each time
the DAG0 switch is pushed the data values set by the DOT
switches (left justified) will be stored in buffer memory
starting with channel 1 at address zero.
e. Summary
By the logical application of the DAU Test Panel
the DAU can be manually programmed to perform anything within
its capability. The specific switch settings for the DOT
switches as listed above are just examples for possible use.
Any variations can only affect the SM-101 frequency and the
WC and ADD registers to perform as desired.
One simple example of Test Panel use might be to
load (Mode III) ten specific memory locations with a parti-
cular data pattern and then read out (Mode II) those loca-
tions. This test, although simple, tests everything in the
DAU except the ADC board and the ADC Timing Board. Properly
operated the DAU Test Panel becomes perhaps the most effective
tool for DAU problem isolation.
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f. Quick Reference Charts
To obtain quick reference to the DAU operational
aids, refer to Tables II and III. Table II lists the function
associated with each DAU internal LED indicator, test point
and switch and tells whether a lighted LED is for an active
high or active low level, and what each test point and
switch is for. Table III provides a quick reminder of how
to control each mode of the DAU with the DAU Test Panel.
The numbers listed in the table do not refer to the bit num-
bers scribed above the switches, but rather, they refer to
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TABLE IX - DAU TEST PANEL OPERATION
COT DOT DAGO
Mode Switches Switches Switch Comments
1 0006* X Range register ..
aa
2 1000* X Frequency register
3 0400* X WC register, 102 4
I 4 0000* X ADD register, zero
0020 X High Speed Acquisition
5 0011 X Low Speed Acquisition
0030 X Low and High Speed ADC's
on
3 0040* X WC register, 1024
II 4 0000* X ADD register, zero
5 0040 X 7/32 RD
3 0400* X WC register, 102 4
III 4 0000* X ADD register, zero
5 0008 X 7/32 WR
* Example values shown
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III. SATCQM SIGNAL ANALYSIS SOFTWARE
A. GENERAL INFORMATION
1. Introduction
After the Data Acquisition Unit (DAU) was made
operational, and the interface software programs were
written /Ref . 1£/, A program was required to exercise the
DAU within the SATCOM Signal Analyzer System. This program,
written in FORTRAN V for the INTERDATA 7/32, would need to
cause the DAU to acquire data at the correct sample rate
and block size, pass the data to the INTERDATA 7/32, further
pass the data to the AP-120B Array Processor, direct the data
processing in the SP-120B, receive the resultant data back
from the AP-120B and finally direct the TEKTRONIX 4014 Gra-
phics Display Terminal to plot the resultant signal spectrum.
An overview of the program that performs the stated require-
ments is discussed below. This program has been named SAT-
COM and will be referred to as such throughout.
2. SATCOM Spectrum Analyzer Programming Objectives
a. Introduction
The SATCOM (spectrum analyzer) program is designed
to meet five basic objectives required for processing time
domain data from the DAU into frequency domain spectral out-
put. The five basic objectives for SATCOM are: 1) initiali-
zation, 2) control, 3) data acquisition, 4) computation, and
5) display. The combination of these objectives as specified
15 7
by the SATCOM program, integrates a large amount of labora-
tory assets into a total SATCOM Signal Analyzer capable of
performance unobtainable with the standard analog spectrum
analyzer.
b. Initialization
Default values for all necessary program para-
meters are specified in the initialization section of the
program. This allows that limited spectral analysis is
possible by default, i.e., no external control parameters.
c. Control
Under the control section of the program a com-
plete set of operating parameters from the system operator
are specified utilizing an interactive portion of software
and the INTERDATA 7/32 keyboard terminal. This is accom-
plished by the program asking the operator for answers to a
set of questions. With the answers, the INTERDATA can set
up all necessary hardware to perform the spectral analysis.
This interactive programming will ultimately take place
between the control panels /Ref. \J and the SATCOM program
to allow a more convenient method for system operation.
d. Data Acquisition
Data Acquisition is obtained via the DAU through
INTERDATA 7/32 commands as articulated in this portion of the
SATCOM program. By using FORTRAN V CALL statements to a DAU
support program library (DAUSUP.OBJ) /Ref. ±_J , data acquisi-
tion parameters are set up, data obtained, and then DMA-trans-
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ferred to the INTERDATA. This step can be repeated several
times when averaging more than one block of data before dis-
playing the result.
e. Computation
All mathematic computation is performed by the
AP-120B Array Processor using software programs supplied as
part of the AP-120B package /Ref. 12/. In the computation
portion of SATCOM, the DAU data is DMA transferred to the
AP-120B, and operated on in the AP using FORTRAN V CALL state-
ments to access the AP support library (APSUP.OBJ) under
INTERDATA control. Upon completion of data processing the
resulting data is transferred (DMA) back to the INTERDATA
for display. When processing more than one block of data,
the DAU data is fed to the AP for processing where the aver-
aged result remains until the -last block of data is processed
f. Display
The final signal spectrum is displayed on the
TEKTRONIX 4014 (GDT) Graphics Display Terminal /Ref. 14/.
Scaling and formatting of resultant data is performed by the
software routines included as part of the TEKTRONIX 4014
package, using FORTRAN V CALL statements. Scaled and for-
matted data is then transferred via TTY interface to the
GDT and displayed on a storage type CRT. Hard copy of the
GDT display is available via TEXTRONIX's 46 31 hard copy unit
/Ref. 14/. Resultant spectrum plots are available as full
scale single plots, or can be displayed in three dimensions,
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with the time access proceeding apparently into the screen.
In this operational mode, data acquisition, computation and
display are repeatedly performed.
3. Use of the FLOATING POINT SYSTEMS AP-120B Array
Processor
a. Introduction
The Floating Point System AP-120B Array Processor
is a high speed dedicated processor built specifically to
perform computation bound algorithms on streams, or arrays,
of data. In contrast with the INTERDATA 7/32, the AP-120B
contains no provision for dynamic interupt handling and no
executive software resides in the AP-120B. The AP-120B is
programmed by the INTERDATA 7/32 upon request of the operat-
ing program in the 7/32. Data passed to the AP-120B is pro-
cessed by the program passed to the AP-120B and upon comple-
tion the resultant data is passed back to the requesting pro-
gram. In this way, the AP-120B is an I/O peripheral device
like any other as far as the 7/32 executive program is con-
cerned. When viewed from the user ' s • standpoint, writing
programs in FORTRAN, the AP-120B appears to be something
like a scientific subroutine package, with no direct indi-
cation that a special hardware device is being accessed.
All of the programming necessary to achieve the interface
between the FORTRAN CALL statements and the actual running
of the AP-120B has been supplied by Floating Point Systems,
including an extensive library of FORTRAN callable subrou-
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tines. Additionally, programs specific to the user's demands
can be written in AP-120B microcode and included as part of
the AP library.
The AP-120B achieves an incredible speed factor
over the general purpose minicomputer by taking advantage of
signal processing algorithms and providing parallel data
paths for various functions internal to the AP-120B. The
AP-120B in addition to the parallel data paths, uses a
"pipelining" technique to further speed up processing.
Pipelining is a technique whereby operations are performed
in several stages with data actively being processed in each
stage simultaneously. For example, floating point multipli-
cation is broken into three stages consisting of two stages
generating products of fractions and a last stage consisting
of adding exponents and normalizing. For any one isolated
multiplication, three cycle times would be required to obtain
the result; however, for large arrays of data a multiplica-
tion every cycle with the output delayed three cycles from
the input (a small amount of overhead is required to fill the
pipeline and empty it at the end) . Further information con-
cerning the AP-120B is available in Reference 12. By using
the AP-120B in the SATCOM signal analyzer system, signal pro-
cessing at rates comparable to large mainframe systems is
possible while using a minicomputer system such as the
INTERDATA 7/32.
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b. Using FORTRAN Callable Subroutines
Use of the AP-120B in the SATCOM program is done
entirely by programs available in the AP support library.
To utilize an available AP program requires only that correct
parameters be passed in the CALL statement as defined by
Reference 12 , AP Math Handbook, and that data is available
in AP-120B main memory as specified at the time of the CALL.
The AP-120B in this installation contains 768,64 bit words
of program source (PS) random access memory (RAM) . At the
time of the CALL statement in the INTERDATA program a search
of the AP-1203 PS memory 'is initiated. If the program called
for is not already stored in the PS memory, the INTERDATA
transfers that program into the PS memory and then the pro-
gram is executed. Programs are stored in PS memory on a last
in, first out (LIFO) basis. Thus, if the most lengthy and
important programs are stored in the top of PS memory, they
will remain resident in the AP and the CALL statement will
only start the program without the overhead of transferring
the program to the AP at the time of each call. The number
of PS memory locations required for each AP program is listed
in the AP-Math Handbook. For the SATCOM program, 768 words
can contain all of the needed AP programs. If this were not
the case, it might be more efficient to perform a "dummy" set
of AP CALL'S to store the longest and most often used pro-
grams at the top of PS memory. The AP120B configuration for
this installation is included in Appendix 2.
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c. Use of AP-120B Wait States for Data Transfer
All data passed to or from the AP-120B is done so
via a DMA port with INTERDATA. The DMA transfer of data is
initiated by an APPUT,CALL statement (transfer to the AP) or
an APGET,CALL statement (transfer from the AP) . If the pro-
gram steps following an APPUT call are data processing calls,
an APWD (AP wait data) , CALL must be inserted to assure that
the AP does not process the follow up statements before the
data has completely arrived. Likewise an APWR (AP wait re-
sults) is used to assure that the AP computations are com-
plete before the APGET transfer is initiated. If the data
can be guaranteed to be at the location specified in the . AP
before the processing routines are called, then the wait
states can be omitted. This fact is used in the SATCOM pro-
gram to initiate an APPUT to one location in AP memory while
all subsequent processing calls are made to a location that
was filled in a previous APPUT. In this manner, maximum
efficiency can be made of the AP ' s speed and DMA capability
with processing and data transfer toggling between memory
locations simultaneously.
d. Efficient Use of AP-120B Memory
The AP-120B main data memory, for this installa-
tion, (MD) is built with MOS semiconductor RAM chips that re-
quire 333 nanoseconds of access time. This is two AP cycle
times (the AP runs at 6 MHz which is 167 nanosecond cycle
time) . In order to allow the MD memory to be accessed once
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per cycle, the AP memory is designed to "interleave" between
4 K blocks of memory. Addressing a vector sequentially
(#1234 . . .) physically stores the even addresses in the
first 4 K block of memory and the odd addresses in the second
4K block of memory. Therefore addressing a vector sequentially
allows maximum memory access provided the vector operation
being performed does not require two accesses from the same
block of memory. The SATCOM program was organized to take
advantage of the most efficient use of AP memory.
4. Use of the TEKTRONIX 4014 Graphics Display Terminal
a. Introduction
The TEKTRONIX 4014 Graphics Display Terminal (GDT)
combined with the Terminal Control System (TCS) Software
Library (also called the PLOT 10 package) makes up a sub-
system within the SATCOM Signal Analyzer System. In the
specific case of the SATCOM program this subsystem provides
the capability of changing an array of resultant data into a
meaningful plot that will remain on a storage CRT (the 4014
terminal) for short term analysis, or that can be permanently
copied on the TEKTRONIX 4 631 Hardcopy Unit.
b. Use of FORTRAN Callable Subroutines
In the same way that the AP-120B is accessed from
a user FORTRAN program, the GDT can be accessed, using FORTRAN
CALL statements to specific programs that are a part of the
TCS library. The TCS library includes programs for moving the
GDT cursor, drawing connecting lines between two points,
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scaling the data for proper screen fit, writing screen alpha-
numerics and a host of other programs. In each case the sub-
routines are utilized through a FORTRAN CALL statement and
the proper passing parameters. Further information on using
this portion of the system can be obtained from Reference 13.
c. Modified TCS Subroutine
One of the TCS subroutines that deals with alpha-
numeric strings to be plotted on the screen, has been used in
a modified form to facilitate easier plot labeling from the
user program. The Plot 10 subroutine ANSTR is used within a
subroutine called ANBSTR written in assembly language and in-
cluded in the SATCOM program. Use of this subroutine is ex-
plained in the comments of SATCOM.
d. GDT Resolution
The GDT is capable of plotting in two different
resolutions, either a 1024 x 1024 resolution or a 4096 x 4096
resolution as specified. The 4096 x 4096 resolution is used
throughout the SATCOM program.
5 . Programming Philosophy
a. Readability
The SATCOM program was built using the top down
approach to programming. The basic objectives were defined,
and organized as major subroutines. Then the main program
was written to perform a simple less than optimum efficiency
spectrum making references to the major subroutines. Next
the major subroutines were written by defining what each
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to accomplish and forming any reasonably extensive code into
additional subroutines. In this manner the five major ob-
jectives were met with a program more concerned with user
readability than efficiency and minimum program size,
b. Efficiency
After a program was built that could perform
basic spectrum analysis on a single block of data, the pro-
gram was modified to allow block averaging of processed data
to be done in as efficient a manner as possible, relative to
the AP-120TB. The efficiency was achieved primarily by trans-
ferring data into an alternate section of AP-120B MD memory
while processing on data stored in a previous iteration.
Additionally, the DAU data was maintained in integer form
until it was processed by the AP-120B. Table X lists soft-
ware Dos and Don'ts applicable to the SATCOM Signal Analyzer.
B. GENERAL SATCOM DESCRIPTION
The SATCOM program is shown in flow chart form in Figure
42 and Figure 43. Figure 42 shows the main portion of the
programspecifying the significant options exercised there.
If only one output plot is desired, subroutine BLOCKS is
called to acquire data in the specified size of blocks, the
data is processed to produce the Fourier Transformed spectrum
of the signal, and if more than one block is to be averaged,
the process is repeated. Figure 43 shows a flow chart of
subroutine BLOCKS indicating the efficient use of DMA data
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TABLE X - SOFTWARE DO'S AND DON ' TS FOR PROPER
DAU OPERATION (Page 1 of 2)
This table suggests some possible do's and don'ts applicable
to the SATCOM Spectrum Analysis Program or future versions
of DAU controlling programs. The major objective of these
suggestions is to increase signal throughput while assuring
proper DAU operation.
DO'S
1. Assure that the desired sample rate is loaded into
the DAU (CALL BCDFREQ) prior to at least 10 J? milliseconds
of program delay before starting the DAU in an acquisition
mode (CALL ACQUIR) . This allows adequate time for the SYN-
TEST Frequency Synthesizer to stabilize at its new frequency.
2. Cause the DAU Prestart Circuit to be started for the
appropriate A/D converter prior to starting the acquisition.
This is done by loading the DAU control register with a high
on DOT 100 or DOT 110 for ADC2-HI or ADC2-L0 respectively.
This starts the A/D converter and allows the Prestart time
out prior to data acquisition. This bit does not need to be
changed again until the spectrum requirement dictates a change
to the alternate (high or low) A/D converter. Each block of
data acquisition need only be initiated by asserting ADC-HI
or ADC-LO, accomplished by asserting high DCT 140 or DOT 150
respectively, on the DAU control register.
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TABLE X - SOFTWARE DO'S AND DON ' TS FOR PROPER
DAU OPERATION (Page 2 of 2)
DON ' TS
1. When causing acquisition to be taken with the alter-
nate set of A/D converters, do not change DOT 100 and DOT 110,
ADC2-HI and ADC2-L0 on the DAU control register in the same
program step. It must be done in two step (i.e., the asserted
bit brought low in one step and then the alternate bit asserted
high in the next program step) . This assures that the DAU
Prestart Circuit can reset to allow the prestart sequence to
commence for the desired A/D converters. Failure to do this
can cause the majority of the first block of acquisition to
contain bad data.
2. When loading the DAU control registers, loading in
sequence registers one through five will assure proper DAU
operation. Variations of that sequence could cause improper
operation. Do not load register five before registers one
through four have been properly loaded unless just loading
ADC2-L0/HI. ADC2-L0/HI does not start an acquisition but
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Figure 43. SATCOM Program, BLOCKS Subroutine
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to the AP-120B by a toggling technique. Subroutine BLOCKS
returns resultant data that is plotted as necessary by
several subroutines dedicated to the plotted presentation.
If more than one output plot is to be presented to a
three dimensional fashion, the main program loops back around
through subroutine BLOCKS for as many plots as specified,
plotting each successive plot above and to the right of the
previous plot. Figure 44 shows an example of the full scale
single plot and Figure 45 shows as example of the multiplot
3-d output.
This program represents a simplified first version usage
of the SATCOM Signal Analyzer System. Follow-on versions will
be generated and integrated into the remaining hardware to
complete the operational system. Table X suggests some
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IV. OPERATIONAL PERFORMANCE CHARACTERISTICS
A. INTRODUCTION
Although the SATCOM Signal Analyzer has not yet become
an operational system some comments can be made concerning
its performance characteristics. The DAU was designed to
handle a frequency bandwidth capable of displaying the entire
bandwidth of the satellite signal being observed. Also the
rate at which spectral information can be obtained, or
throughput, should be as close to real time analysis as
possible. More important than throughput, is the accuracy
with which the spectrum has been produced using the discrete
Fourier Transform method. These and related items are dis-
cussed in the following sections.
B. FREQUENCY RESOLUTION AND BANDWIDTH
The Discrete Fourier Transform (DFT) can only approximate
the results of a true mathematical Fourier Transform due to
the finite and discrete properties inherent in it. The re-
sults of the DFT can be thought of as a bank of bandpass
filters each covering a slightly different band, with N of
these BP filters making up the entire transform bandwidth.
The bandpass filters overlap each other at their 4dB points
at which point they have individual bandwidths of 1/T where
T is the period of the assumed repetition of the Fourier
Transform. For the discrete case T is the period of the
sample block, or N times d where N is the number of samples
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in a block and d is the period of the sample frequency. For
dual channel A/D conversion, if the sample rate is fixed (i.e.,
d is fixed) then the frequency band covered unambiguously is
1/d for any value of N. It follows that :
1/d = BW
or sample rate = f = BW
also T = Nd
then 1/T = i
if N increases with fixed d, 1/T decreases,
or if N decreases 1/T increases.
Therefore, the bandwidth of the individual filters that make
up the spectral bandwidth vary with N. The result of the DFT
is accurate at multiple of 1/T or where the spectral component
occurs at the peak of a specific individual filter. Any fre-
quency component that is not a multiple of 1/T then occurs
somewhere along the skirt of the filter down to the 4dB point
where it starts falling within the bandpass of the adjacent
filter. This inaccuracy is called the "picket fence error",
so named due to its resemblance of a picket fence. If it
were allowable to sample forever and then perform, a DFT the
1/T bandwidth would become so small as to be negligible. How-
ever, in this particular implementation the maximum number of
samples per block, N, is 2048 corresponding to the size of the
buffer memory. The highest sample rate that can be A/D con-
verted is 4 MHz. Thus the DAU could potentially provide data
for a 4 MHz spectrum with a frequency resolution of approxi-
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mately 2 KHz.
If the signal to be analyzed is a larger BW than that
chosen by 1/d, then all signal components that lie outside
the DFT BW will fold over and appear inside the DFT result.
This is known as aliasing, a phenomenon that makes it cri-
tical that the signal being analyzed by filtered to the
desired spectral bandwidth. For the SATCOM analyzer, the
receiver, A2 5, has a maximum bandwidth of 1 MHz. If the
entire satellite signal bandwidth were viewed with a sample
rate of 1 MHz for a 2048 sample block the frequency resolu-
tion would be 500 Hz. To analyze a single channel of sate-
llite signal a 10 KHz sample rate for a 256 sample block
might typically be used. This would give a frequency resolu-
tion of 40 Hz over the 10 KHz bandwidth. If a 2048 block
length were used for 10 KHz sample frequency, the frequency
resolution is 5 Hz. Note that to filter the signal for a
10 KHz bandwidth requires a 5 KHz passband due to the dual
channel operation. Also, if the signal is filtered at 5 KHz
and sampled at 10 KHz, all signal components that appear in
the filter skirts of the analog filter will appear aliased
into the spectral output.
C . THROUGHPUT
As indicated in the above discussion the accuracy of the
DFT output involves a time/speed trade off. In order to
produce a more accurate DFT output, the signal must be sampled
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longer (larger block size) , which takes more time to sample
and then a longer time to transfer and process that data
before the next sample is started. Moreover, the processing




Throughput is a measure of the amount of analyzed signal
that can be sampled and processed relative to the amount of
signal available. For example, if a signal is sampled in
blocks of 100 at a sample rate of 10 KHz, it takes approxi-
mately 10 milliseconds to collect the data. If it takes
another 10 milliseconds to transfer the data, process the
data and start a new sample block, then the system can be
said to have a throughput of 50 percent. If thedata could
be processed without missing a sample of data, the throughput
would be 100 percent or it would be a real time system.
The throughput of the SATCOM Signal Analyzer is a func-
tion not only on the DAU, but also the DMA transfer of data
from the DAU to the INTERDATA, and then from the INTERDATA
to the AP-120B, the AP processing time, the DMA transfer from
the AP back to the INTERDATA, and finally the setup, transfer
and plotting associated with the Graphics Display Terminal.
An approximation for the throughput rate for this system, at
a particular sample rate can be made by dividing the total
known sample time by the total time necessary to achieve an
output plot. As an example, for a block size of 256, the
system throughput is approximately 10% for the first brute-
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force software. With software optimization it is expected
that this will rise to approximately 5J2f% for the current con-
figuration. With the future direct DAU-AP interface, through-
put for this case will be over 95%.
178
V. FUTURE DESIGN MODIFICATIONS
A. INTRODUCTION
The design goals for the SATCOM Signal Analyzer have been
ordered in two major phases. The first phase called for an
operational signal analyzer, including a working DAU inte-
grated into the installed system devices. The first phase
has been mostly completed as discussed by this report. The
second phase is intended to optimize the system performance
within the constraints of the present devices. The major
thrust of phase two involves a modification of the DAU to
allow acquired data to be stored directly into the AP-120B
via the IOP-16 I/O port. With the DAU data sent directly to
the AP-120B, a considerable amount of system overhead will be
reduced, leaving the INTERDATA to perform control functions
and greatly increasing the system throughput rates. The DAU
modifications for phase two are mostly designed at the time
of this writing with bench testing and circuit board con-
struction scheduled to begin shortly /Ref. 15/.
B. BASIC DAU MODIFICATIONS
1. IOP-16 Characteristics
The IOP-16, an I/O port included as an optional set
of cards in the AP-120B chassis, provides for DMA data trans-
fer to or from the AP under control of the AP or an external
device. No dynamic interupt capability of the AP processor
exists with the IOP-16 and the maximum DMA transfer rate is
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1.5 million 16 bit words per second. The external address and
data busses of the IOP-16 are compatible with the DEC PDP-11
Unibus structure.
2 . DAU Modification Objectives
The present DAU is set up and controlled by the INTER-
DATA 7/32 via internal control registers. All addresses used
on the DAU address bus are generated by the internal address
bus and driven throughout the DAU. By using the IOP-16 inter-
face as a smart device, under program control of the AP, the
DAU control registers can be functionally loaded by the IOP-16.
This effectively makes the IOP-16 the controller of the DAU
via an AP program which is ultimately controlled from a user's
program in the 7/32.
To minimize the lost processing time in the AP, a
microcode AP program can start the DAU into an acquisition
mode and continue to process data already stored in AP
memory from a previous acquisition. Simultaneously the IOP,
having started the DAU, will wait for an end of acquisition
signal from the DAU, whereby the newly acquired data will
automatically be DMA stored in the non-processing block of
AP memory. After the AP has processed the current resident
data, it will check to see if the new DMA is completed, and
if so a new acquisition started if specified by the user
FORTRAN program. During slow data rates, the IOP-16 will be
capable of transferring out the new data directly after it
is acquired on a word by word basis, making the new data
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available to the AP almost immediately after the A/D conver-
sion. For the higher data rates, above 100 KHz, the data
will be transferred out by blocks after each block is
acquired and stored in DAU buffer memory. The block trans-
fers for high sample rates will not affect AP throughput
because the processing time starts becoming longer than the
acquisition time for those sample rates.
This modification to the DAU involves multiplexing
of IOP-16 data and address lines into the DAU's present
structure, plus additional control hardware. Utilization
of the IOP-16 as a control interface for the DAU allows maxi-
mum AP processing effectiveness while requiring a minimum of
hardware modification within the DAU.
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VI. CONCLUSION
The Data Acquisition Unit, subsystem of the SATCOM Signal
Analyzer, has been completed to an operational state, and
integrated into the SATCOM Signal Analyzer. Operational soft-
ware has been provided to allow the system to be operated
through a user interface with the computer terminal. This
system, through high resolution, high speed, analog-to-digital
conversion, using a dual channel conversion technique, has
implemented digital spectrum analysis to significantly im-
prove the capability of this laboratory for monitoring Navy
satellite communications. All portions of this project have
been passed on to incoming students in the laboratory for
continuing design and construction.
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APPENDIX A
This appendix gives a complete pin to pin wiring list for
the entire DAU. The DAU is comprises of 10 inch wide boards,
numbered even, and 9 inch wide boards, numbered odd. Any
given pin location in the DAU is designated by three numbers,
i.e., 14-1-35 is pin 35 on connector 1 of board 14, a 10 inch
board. The connectors and pins for each board are numbered as
shown below. Auxiliary boards use the same pin numbering, but
have only one connector, either connector 1 or 2 . This appen-
dix includes Table X, which is 37 pages.




































































o +J -p rH CM CO •^ m VC r* 00 cr* rH rH
H a 3 3
Eh 13 13 M O o -P P -p -P -P -P •P -P -P -P -p
U C C u u •H H •H •H •H •H -H •H •H •H •H
Z O U \<D |(U Id) z z PQ CQ CQ PQ PQ PQ PQ PQ PQ PQ PQ
5 Is Is Is


























T3 ^3 'C "O fl "d T)
TJ fl Ti "O 13 13 TJ
rij < <I <C <3 < <C
T3 TJ 13 T3
13 1! 13 13
co m cr>
CT\



















































w -P -P CO hQ
co 3 3 S
—
'
O o O H
z
o z rH CM
CM CO T m KD r-» CO CTi rH rH
H sa. H CQ PQ -P -P -P p P -p -P P P -P
Eh in in U |C0 CO •H •H -H •H -H •H •H •H •H H
U + + tf Cm ^—
»
^_», b U PQ PQ PQ CQ PQ CQ PQ PQ CQ PQ
z Q Cm sa. ^
D -P -P P -p -P -P -P -P -P -p
En CD O U 3 3 3 3 3 3 3 3 3 3
rH PS C4 O O O O O O O O O O
CP Q Q
r^ 13 13 13 13 13 13 13 13 13 13
o 13 13 13 13 13 13 13 13 13 13
Eh <C < < < < < < < < <
O CM <** VO 00 o CM -=r \o 00 o CM -*r ^o
CM <tf >^D 00 rH rH rH rH rH CM CM CM CM CM CO co CO CO
Z 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
H rH rH rH rH rH rH rH rH rH rH rH rH rH rH rH rH rH rH
Cm 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 | 1
CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM

































































rH CM rH CM 00 00 00 00 00 CO 00 00 00 00 00 CO H
1 1 1 1 rH rH rH rH rH rH rH rH rH rH rH rH J
^O KO <o VD \ \ \ \ V \ \ \ \ \ \ \ H





































































rH co in r- o\ H CO in r^ 0> rH ro m Eh
H co LD r^ <Xi rH iH rH rH rH CN CN CN CN CN en m ro P4
z 1 1 1 l 1 1 1 1 1 1 1 1 I I 1 i i I W
,—
>
Hi CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN >
CM Pm 1 1 1 I 1 1 1 1 1 1 1 1 1 1 1 1 I 1 Z
•>—
'
CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN H






z co <J\ <T\ O V£> <
z CN rH rH CN rH O
o 1 1 1 1 1 PQ
u o U u U u U U u u u u u U rH rH H CN CN






















Sa. rH J « m in
PQ —
•
1 1 + +
U IS. u U
z CQ Q Q





O CN <a< VD CO O CN T U3 00 O CN *r <£>
CN "31 10 00 >-{ rH rH rH rH CN CN CN CN CN CO CO CO CO










































































































































































































CN 00 ro <T\ KD O rH r-« in CO fa
<
C
pqa\ in CN CN CN r-{ rH CN r-1 CN .CN <-\
>£> co co 1 1 1 1 1 1 1 1 1 1
1 1 I CN CN CN CN CN CN CN CN CN CN co >H









e D CN rH CN rH2 H O2 M o H O H 2 2 2 2O Eh CN J 33 vA 33 H O S3 S3 33 03H N CO s J U U U U T3
Eh in in 33 w U Eh u CN CN CO CO CU + + a Eh 2 CO 2 u U U U u u M o o H o2 2 w Q Q Q Q Q Q 33 r3 i-3 33

















I I I I I I I I I I I I I I
I I I I I I I I I ICNCNCNCNCNCNCNCNCNCN I ICN CN
O M ^ ^
CO CO CO CO
I I I I
I I I I







rH iH m LD 0) H"









in ro r~ «H
<W-


























































































cx> H ON CN o r-\ rH CN
rH <-t CN CN
S K ac K





































































































CN ^ V£> 00
2 1 1 1 1
H H r-\ <-\ <-{
Cm 1 1 1 1


























































































'O 73 'O T) 'O fl







































CN CN CN CN



























c •H •H p -MM C OQ CQ •H •H
73 T3 H 73 73 73 73 73 73 73 73 73 73 73 73 m CO 73 73






CD cd o CO
a
CD CD CD CO
a
c






















<£> lO ro CN


































-0 1 CN rr >£> CO V£> <* o «x> O CO CN o
o c rH u ro CN CN CN ro ro ro 00 H CN H H rH ud in 00
L-h o 2 1 I I 1 1 1 1 1 I | 1 1 1 i 1 1 T3 H
* H H H H H H H H H H H H H iH H U H U C O CN
> 1 1 1 1 1 1 1 1 1 1 1 1 I 1 1 2 I 2 u H 1O O O O O O O o O O O O O O O .N 1 HO H H H .H rH H H H H H H H H rH H 2
rH cn a
+




CN P 4J 4-1 00 •^ H :n M 4J 4-> 00 n* -Q 4-> ix <2 C 4-> •H •H •H •H •H H 4-> 4J fd a cn Q
O H P 4-> CQ m CQ 4-> 4-> 4-> 4J CQ CQ CQ 4J 4-> •H •H e. 4-> a
H o •H •H H •H H H H CQ CQ H a 4->
Eh T3 > OQ Q Q Q CQ CQ CQ CQ Q Q Q CQ CQ a 3 •a
U c > cn W en cn cn cn Q CD 4-1 4-> o c2 u O Q s 2 2 Q Q D a 2 2 2 a Q cn 01 P 3 o
D H LD cn CO cn CTJ cn in cn 2 C a O X





















































































































1H H rH 1H



























































2 rH rH o o CN CN m 0O in •* *r in
^^ O
CO H -P P -P P -P -P -p •P P -P •P •P
oo Eh in in u u u u •H •H -H •H •H •H •H •H •H •H •H •H
U + + s z z z ffl OQ CQ CQ CQ CQ CQ CQ CQ OQ CQ 3Q
m ZD c c C C C C C c C c C C
fa H H M M M M H H H IH H IH
r-
•H •H •H •H •H •H







CA rH oo m r- C^ rH m in r« a\ rH oo in EC
H g rH oo m r~ ^ rH rH rH rH rH CN CN <N CN CN 00 oo oo U
i-q O 1 I 1 I 1 1 1 1 1 1 1 I I 1 1 1 1 I
..—
.
« rH rH rH rH rH rH rH H rH rH rH rH rH rH rH rH rH rH Eh
o rH fa 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 H2 —
'
"3» «3"
•*r T •^r T •"-r "3" T ^ si" ^ •^ ^ ^ •^ ^ «=r D
H U
K « « "»H o H =*=
IS EhU u Q
z W Eh C<M s rH <r> D <
CU !Z oo CN ^ KD CO o CN "^ *>D CO O CN T V£> a. o
1 1 rH rH rH CN CN CN CN CN m 00 oo oo Z PQ








































a O rH CQ
w H o H CN ro "* m <£> r- 00 <Ti rH rH
i-q Eh V T3 H rH
OQ U c a U u <D 0) -p -P -P -P -P -P P P -P -P -P •P
«< s u o z z to en •H •H •H •H •H •H •H H •H -H •H •H
Eh ED
fa < CQ
w m a CQ 15 CQ CQ m CQ CQ CQ PQ
•p -p -p P -P p -P -p P -P -P 4-)
3 3 3 a 3 3 3 3 3 3 3 3O o O o o O O O O O O O
o CN ^r 'O CO O CN «* \o 00 O CN ^r VO










































CM O O CM <£> «a< 00 o
CM CM CM CM 'O CM CM d CM T3 T3 ro





































































































CM H c C H CH C CH





u u u u





H CO in r- CT\ H ro in P- a\ rH CO in
s rH <o in r» <J\ iH iH rH H rH CM CM CM CM CM ro ro ro
o 1 I I i I 1 I 1 1 1 1 1 I 1 1 1 1 I
QC CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM
fa 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1




















CM CM CM CM
I I I I


























o .H CM CO ^ in <^> r~ 00 o> rH rH
<z
o -P -P •P -P -P -P -P -P -P •P -P -P cH •H •H •H •H •H •H •H •H •H •H •H •H H
Eh « CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ
u ^4
z c C c C C C C C C C C C O





u CJ C c













r» r^ r*- r» r*
CM >X> CO CM M3 CO CM V£3
2 Cvj "3" \o 00 rH rH rH rH rH CM CM CM CM CM ro ro ro ro
o I 1 I 1 1 1 1 1 1 1 l 1 1 1 1 1 1 l
05 CM .N CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM CM





^_^ Eh TJ T3 TS T3 T3 T3 T3 T3 T3 TJ T3 T3 TD •o 'O T3 TJ 13
00
ro
u C C C C C C C C c C C C C c c C c c








rH ro in r^ CTi <-\ ro m r- <Xi rH ro in CN
a H ro in r^ C\ rH rH H rH rH CN CN CN CN CN ro ro ro
o 1 1 l I I 1 1 I 1 1 1 1 1 i 1 1 1 1 s
« rH H <-\ rH rH rH rH rH rH rH rH rH rH r-{ rH <-\ r-^ rH EC
Eh & 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 U






O s-' U m
z KH P5 H Q
tf o u «
H Eh in <c
is u ro en m n in ro ro rH r- ro CN u o
w o rH rH CN CN ro ro ro <-\ rH H r-\ CN l Q 03
2 z Eh in in U 1 I 1 1 1 1 1 l 1 1 1 1 U CN U <H z + + Z rH r-{ r-\ r-\ r-\ CN CN CN CN CN CN CN Z 1 Z D
Oi o 1 1 1 1 1 1 1 1 1 1 1 1 <£> Q <










uH •H en r3
[ o Cn Cn f-i oH r-\ o ro CM in T r- >^5 <y\ 00 <-\ r-\
H Eh J KH
X! u P P P 4-> +J -P P P P +1 P P
z u •H •H •H •H •H •H H •H •H H •H •H u U CJ
W D +J p z 03 03 03 03 03 03 03 03 03 03 03 03 z o o
J fa w K
03 in in P p +J +J P P P P P P P p
< + + 3 3 3 3 3 3 3 3 3 3 3 3
Eh o O O o O O O O O O O O
o CN -sr VX> 00 o CN ""tf io 00 o CN "ST \D
S CN *r VD 00 rH •-{ •-\ r-\ <-{ CN CN CN CN CN ro ro ro ro












































T3 rH CN n <-\ r- Q) T3 T!







2 2 2 2 2 CN
l a\
r- in






































u T3 732 C -p C




















TJ 13 T3 T3


































































































S3 2 2 2 2 2 2 2 00
1


























> gU G g2 Q
O < u uM
Eh -p <u
u +J 5-i rH
2 rC a
D in -P £
Cu + CO ca
CO
u u u u2 2 2 2
EC 33
C \ \H CO CO












o CN rr ID 00 o CN *r VX3 00 o CN •^ ID
£ CN *cr v£> 00 rH rH rH rH rH CN CN CN CN CN CO co ro ro
O 1 l I l 1 1 1 1 1 1 1 I 1 l 1 l 1 l
K CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
fa 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1





o| C c u u u u iH
Eh| O u z z z 5 1
CN 00 VD CM 00
cocooocMCNCNCNCMiHr^
I l l I I I I I I I
rHrHrHrHrHrHr-irHrHH






































z rH rH C7\ CO r^- v£> LD ^r oo CN
o C
(H -p
-P -P -P -P -P P -P -P -P H
Eh T3 T3 •H •H •H •H •H •H •H •H -H •H
u C C u u u u CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ |W u
z o u z z z z IS z
D c C C C c C e C C C







r r r r r r r r rQ r
































































1 i 1 I 1 1 1 1 1 1 1 1 1 1 1
VD
1 1
u u u u














































in in u U U O




























2 CN *T '-O COO 1 1 1 1
Pi H tH rH rH
fa 1 1 | |
VO <£> UD VD
CN^VDOOOCN^VOCOOCM^VO
rHrHt-lrHCNCNCNCMCNCOCOCOCO
I I I I I I I I I I I I I
I I I I
«£> VT» KD KO
I I till









































a\ co in r» <J\ r—i m in
2 H co in i** o\ H H rH rH rH CN CN CN CN CN m m ro
C 1 I I i 1 1 1 1 1 1 1 1 1 1 1 I I 1
CS CN CN <N CN CM CN CN CN CN CN CN CN CN CN CN CN CN CN
fa 1 1 1 i 1 1 1 1 1 I 1 1 1 1 I 1 1 1







rH m m r^
CN CN CN CN

















r^ <Ti H co
rH rH CN CN
I I I I
CN CN CN CN













o t-\ CN m ^ m «x> r^ CO CTi rH H
2
O 4-> P -P +j -P p P •P P -P -P -p
H C c •H H •H •H •H •H •H •H •H •H •H •H
Eh H H pq PQ 03 PQ PQ PQ CQ PQ PQ PQ PQ PQ
u
2 |OT CO +j P -P -P -P -P -P -P •P -P -P p
D lu u s 3 P 3 3 3 3 3 3 3 3 3 U U in in
fa o O o O O O o O O O O O 2 2 + +
rd 03 rd rd rd rd rd rd rd rd rd rd
P -P P -P -P -P -P P -P -P -P -P
























CN >sO CO CN KD CO CN \o
2 CN ^r V£) CO rH H rH rH rH CN CN CN CN CN co CO ro CO
O 1 l 1 1 1 1 1 1 1 1 1 1 1 1 I 1 1 1
« CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
fa 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1








































s rH m m i> CT»
o 1 i i 1 1
« rH H t-H H iH
fa 1 | 1 1 |







en iH m in t>
CN CN CN CN
I I I I




























u u u u




I I l l










H o <r> CN in "3* r*» vo
-P
P +J -P -P •P 4J -P -p -p •p
o •H •H •H •H •H •H •H •H p
in in CQ CQ CQ CQ CQ CQ CQ o
+ + u U u u u u u
o •P -P -P -P -P -P -P -P z z z z z u z






















o CN ^r >J3 00 o CN ^ V£> CO o CN ^ vo
s CN •^ VD 00 •H rH H rH H CN CN CN CN CN CO CO m m




























Xi xi T3 T3 l Xi T3 •a •a T3 13 T3 •O 13 13
°l c c c C CN a 3 c c 3 3 3 c C 3
Eh| o u u O 1
in
u u o o o a u o u u
O fl 'O "O
c c c c






































2 +jO oH cu
Eh •a -p
U 3






























in in m ld



































































































































































































rH CO in r-» <T\ H CO in r^ <T> H CO in U
£ rH CO m r~ a\ rH rH rH rH rH CN CN CN CN CN CO CO co
O 1 1 1 1 I 1 1 1 1 1 1 1 1 1 1 1 1 I Eh
Pi CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN h r-
fa 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 D =«=



















o CN CN Cm Cm Cm CTi a a























































































































H ro CN ^ O <3* [-«
rH rH rH rH rH <£> CN CN
T3 V | CTi 00 r» VD in 1 1 1 1 1 1 LD ro •^r 1
o| C C rH 1 1 i 1 1 rH CN CN CN CN CN 1 I I CN





















































































































































I I I I I I






































O CN ^ VO 00 o CN ^ <D CO o CN T vr>
2 CN «3< V£> OO rH rH iH rH rH CN CN CN CN CN ro ro ro ro




























































^ •^ r- CO o <£> O V£>
^ ro *r ro CN CO H .-) ro CM cn rH
ro i ro l 1 1 I ro 1 I 1 I 1 •C •G
ol I rH 1 rH u U CN CM iH 1 CN CN <N CN CN U e c
Eh 1 f-\ 1 H 1 2 2 1 1 1 ro 1 1 1 1 1 2 O U
I co 1 rH O o VD 1 o O O O O










































c c C C2 CN rH CN rH ^ C H H H H
O +J »x> M 1 1
H 2 2 2 2 P +J *s. Cm Q O H T3 T3
Eh K ffi ffi K o o 3 c £ s 05 J ffi U C C
U U u U U hH u O H 2 V. 1 1 2 U U2 1 2 T3 H £ CN CM (N CN



































































































































































CN ^D CO CN •"* ^ CO CN U3
£ CN rr ^0 CO r-\ •-H T-\ <-\ <-\ CN CN CN CN CN ro ro ro ro
O 1 I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l
Cm CN CN CM CM CM CM CN CN CN CM CN CN CN CN CN CM CM CN
W 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
CO CO CO CO CO CO CO CO CO CO CO CO CO CO CO CO CO CO
199
<* CO y£> in r> CTi (Ti
73 T3 1 1 >* ro 1 i m VD CN CN CO
o| c c u cn CN U u 1 1 CN CN U i 1 u l | |













































r- rH en r-
•p 1 4-> 1 4-» rH CN +J
3 H 3 rH 3 1 i s
O 1
CTi




rH CN rH CA <J\ CN c c IH
z 6 6 H H
c Z z z U u Z CN
H T3 TS a M a iH a K o H EH
En a C U u fa u u u fa u M-l u <u U u J a en
u u u z z z z z w
z o +J o 4J o •P p o CN CN Eh



























H ro in r» a\ rH ro in r- CA iH co in U <
S rH ro m r- ct\ rH iH rH r-i rH CN CN CN CN CN CO co CO z o
o 1 1 ! 1 1 1 1 1 1 I 1 1 1 I 1 1 1 I H CQ
IX H rH H rH rH r-\ rH H rH rH rH rH rH rH rH rH rH rH a
fa 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 H D
a\ CTi CTi CT\ <Ti ff> <T\ c>
T3
CT> CTl CFi CTi a> CTi <J\ <Ti Eh <Q
UQ
<
o in m U u C u u U C u c U fi U u U u U






T3 n3 T3minUU CUUU CU C
+ + ZZUZZZUZC3 T3u c u u u u uz o z z z z z
s CN ">* KD 00
o 1 1 1 1
05 rH rH rH rH
fa 1 1 1 1





















































rH H r- r»
ro
U U O cn2 2 2 1
1 ro ^ T3 T3
CN u u I I U C C






























-P in en -P CN -p CN -p

















O 2 u 5h 2 U 2 5-1 2M E K EC O ffi Tl TJ
Eh u U M-l MH U u U O U 14H u U U uh U U C GU 2 2 2 2 2 2 2 2 U U
2 H -P P H -P M -P H










































I I I I I I I I I I I I I I I I I Icncncncncncncncncncncncncncncncncncn



















t3 13 T3 T3UU C G CJ U U CJ CJ G U CJ CJ G CJ CJ in in2200222220222022 + +
o CN ^r vo 00 o CN "*r vo 00 O CN 'tf «x>
s CN T <£> 00 rH rH rH rH rH CN CN CN CN CN CO ro ro ro
o 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
OS CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN






























m o CO G\ r- in r- IT) 00 rH in oo rH cn
CI ^ OO H rH H CN CN CN CN oo oo oo CN
T3 T3 i l 1 1 1 1 1 1 1 1 l 1 1 1
oi c c CN U CN CN rH rH rH u rH rH rH rH rH rH rH rH









z -P -P -p -P oo CN rH o r^ <^D in t rH rH cr> CO
o •H •H •H HH CQ CQ CQ CQ •P •P -P -p P -P •P •P -P P -P -P
Eh T3 TS •H •H •H -H •H •H •H •H •H •H •H •H
U C C P •P -P •P CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ
Z O U 3 P P 3
D O O O O -P P -P -P -P -P -P -P -P +J +J -P
Cu 3 P P 3 P P P P P P p P
CD CD (1) cu O O O O O O O O O O O O
C^ tn C7> ex.
C C C c T3 T3 n T3 13 T3 ^ "3 T3 T3 T3 T3
(0 fd rO fO 13 'H ^ T3 T3 T3 T3 T3 'O T3 T3 X!
CC OS « « <: < <c < < < <C < < < < rtj
ro in <j\ m in en
CN 00 CN 00 CN CO CN
oo m
rH ro in [^ <J\ rH H rH rH H CN CN CN CN CN ro 00 oo
s 1 1 I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 I
o H rH rH rH <H rH rH H rH rH rH H rH H rH rH rH rH
^~s cs 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
rH &H O o o O O o O O o o O O O O O o o O
"—
'





pa ro rH H CTi T 00 r^ in VO rH fO <y\
z ro CN ro CN CN CN CN CN H CFi rH rH H r-- 00 ^
z o in in 1 1 1 1 1 1 l 1 1 1 1 1 1 1 1 1
o Eh + + CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
u 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
a Eh Q a Eh a Q Eh a Eh
CO D Z 03 D 3 CO D co D
s O CN s O 00 S O J o
00
z
o -P p -P -p -p -p -P -p p -p -p -p -p -p -P piH •rH •H H H •H H •H •H •H •H •H •H •H •H H H
Eh in in CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ
U + +
z H rH rH rH rH rH H rH rH rH rH rH rH rH rH rH
D CD cu CU CU CU (U CU CU CU CU CD CU CU CD CU CU
&4 CO CO CO CO CO CO CO CO CO CO CO CO CO CO CO CO






























CN KD 00 CN >X) 00 CN <D
CN T <£> 00 H H rH rH rH CN CN CN CN CN OO OO 00 OO
X 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1
o rH rH rH rH rH H H H rH rH rH rH rH rH rH rH H rH
« 1 1 1 1 1 1 1 1 1 1 1 1 1 i 1 1 1 1






























CM CN CN CN




CQ CQ CQ CQ CQ CQ
73 13


































CN ro ** in CO <Ti *Sv H *r in
rH rH rH rH *Sv *Sv rH rH csv *Sv
2 Eh Eh Eh Eh Eh Eh ^ Eh Eh Eh
O O o O O O O o O O O
H Q Q Q Q Q Q Q Q Q Q
Eh
U C C c C C C C C C C
2 H H M M H M H H M H
D
fa CN CN CN CN CN CN CN CN CN CN





















































































c c G C
C H H H H +J
2 C M c 3
O H -—
.
M ^-N ^-^ ,—
*
O
H CQ ^r ro rH CN
Eh T3 U — u — —
•
H
u H3 2 5 S2 < I* ea. CSV ?Sv CSV 1
D W U Iw u O CJ u
fa IW in < < rtj < a

































1st csv csv *sv tsv tsv
to r> csv rH cn ro
CSV CSV ?Sv CSV tSv CSV
Eh Eh Eh Eh Eh Eh
O O O O O O
a a a a a a
CN CN CN CN CN CN













































































CSV CN CN CN




























































o CN ^ to 00 o CN «* to CO o CN •^r to
CN «r VO 00 rH rH rH rH rH CN CN CN CN CN ro ro ro ro
2 1 I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
O CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
2S 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1




































rH 00 ID r- o\
rH m ID r*» Ol rH rH rH rH rH
s 1 i 1 I 1 1 1 1 1 1
o rH rH rH rH rH rH rH rH rH rH
CC 1 | 1 1 1 1 | 1 | 1
En H rH rH rH rH H rH rH rH rH


























r- rH a\ rH
(N (N m n





















l I I I I l I I
rHrHrHrHiHrHrHrH













U U U U U cn u
z Z Z Z Z I z
vo
mpqCQCqpQCQCQCQUUUU




























































TD TD T3 13 1 T3 T3 n3 T3 T3 T3 T5 TS T3 T3
Pi 3 3 C 3 CN 3 C 3 C C 3 C 3 c 3
Eh| CJ CJ CJ CJ 1 CJ o CJ cj CJ cj cj cj cj o
rn
TJ T3 "O 'C
c 3 c c



































cd >i •H COH 10 W P

















SB P fa C c 3 3 cj CD P faO u +J >H M 5h 3 c M XJ fa 3 3 cM Q) O TS 3 3 3 5h 5H 3 x: u O g 5-1 5-1
Eh T3 P 5h 3 P P P 3 3 P u p ^ £ 3 3U a fa Ifl CD cd CD +J +J CD p •H CN T3 u P P2 cj M H fa fa fa cu CU fa •H 15 <N 3 SB u CD CD
D fa P M fa fa 2 CO rH CO fa fa
fa a) O T3 T3 T3 'O CO rH K
fa 3 3 3 TD T3 C c fa .* \ •a T3
4J
in
fa CJ CJ cj C
CJ
cj cH




in + e fa
+ P
w
rH ro in r^ CTi
s 1 1 I I 1
o CN CN CN CN CN
fa 1 1 1 i 1
.—, fa r-{ H t-i rH r-i






2 rH KO <-\2 CN CN 1
O o u | u 1 rH








>2 3 faO USH u
Eh
























































































































cn ro n ro











































o CN *r <D 00 O CN ^ V£> 00 O CN *? <X>
CN *T <X> 00 rH rH r-i r-i r-{ CN CN CN CN CN n ro m ro
2 1 1 I 1 I 1 1 1 1 1 1 1 1 1 1 1 i 1
O CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
fa 1 1 1 1 | | 1 1 1 1 1 1 1 1 1 1 1 1
fa r-i rH t-^ r-i r-\ <-\ f-i r-\ •-\ r-\ r-\ r-^ <H rH rH <-{ rH rH
205










































































rH oo in r~
CN CN CN CN
I I I I


























I I I I









O o en J
•H •H 2
z tn C7> r-i *3.
o r-i is. 00 CN in ^ r^ ^ <Ti 00 iH iH
H J hH
^ P p P P P P P P P p P P
CJ U •H •H •H H •H •H •H •H •H •H •H •H
z +J P z CQ PQ CQ PQ PQ PQ CQ PQ PQ PQ PQ PQ u u u
D z o o
fa in in P +J P +J P P P P p P P P w w




































































ol •a a\ CM rH 1 CU T3





SB + 2 rH
1
iH
2 2 2 2 2 1
CO r^
1-3





Eh nfl CD T3 •O TS V T3



















































,«•. « 1 1 1 I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 U ro
CN Cm ro CO ro ro 00 ro ro ro ro ro ro ro ro ro ro ro ro ro rH




5 u H Ow U PQ
2H
04
2 U r» 33 S32 a 1-3 \ \ U D
O < CO CO Q <












U1 rH rH u U U u U CJ u u U 1 u U U m m H
+ 1 1 2 2 2 2 2 2 2 2 2 ro 2 2 2 rH rH Ph











H < u u
Eh Cn
U -p <u U U U U U U U U U U U U -p -p2 P H rH 2 2 2 2 2 2 2 2 2 rH 2 2 2
D rC 0u CO m m
fc in P e c rH rH
+ CO fd < i +
CO
o CN "3" UD 00 O CN ^r <£> 00 o CN •^ VD
CN ^J< VO rH rH rH H H CN CN CN CM CN ro ro ro ro
s 1 1 1 1 1 1 1 1 1 1 I 1 1 1 1 1 1
o CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Pn ro ro ro ro ro ro ro ro ro ro ro ro ro ro ro ro ro
rH rH rH rH rH rH H rH rH rH H rH H H H H rH
207
00 o CN
in CN V£> CO O CN VO CO r-\ r-i
T3 T3 Tl I 1 1 1 ^ rH 1 1 1 1
o| C C u u U U U C CN CN CN CN | 1 CN CN CN CN
E-t| CJ o 2 2 2 2 2 cj 1 1
CN
















































(d H cs. Sa. rH CN ro ?s. rH CN ro
2 c CQO w -p CJ -P -P P -P 4J -P -P -PH CJ 2 •H •rl -H •H •H •H •H •H
Eh TJ TJ -p CD >H CQ CQ CQ CQ CQ CQ CQ CQ
U C C u U U U U 3 r-i CO
2 CJ CJ 2 2 2 2 2 O CD 02 C C C C c C C C


































rH ro LD r^ a\ rH ro in r^ CTi rH ro in EhH ro LD r^ CTi rH t-\ rH r-i r-i CN CN CN CN CN ro ro r») CJ -a*
S 1 1 1 1 1 1 l 1 | I 1 1 1 1 1 1 1 1 W rH
o tH r-i rH r-i rH r-^ rH rH rH rH rH r-i r-\ r-i rH r-i r-i rH hH =*=
fa 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 I 1 W
fa ^r •^r •*r ^* ^ *T ^ -^ ^ ^ T <3< "* ^r "^ ^ ^r "S* CO Q














o in LO U CJ U u u U | 1 1 1 1 1 CJ U u U fa






2 2 2 2 O
a






^ m *!" IS. r-i r\i D
«* in
-P P -P -P -P P
ro CN *5k rH CQ
2 -P -P •H -H •H H -H •H -P P -P -PO •H •H CQ CQ CQ CQ CQ CQ •H H •H •HH m fa CQ CQ CQ CQ
Eh
-P -P P •P -P -P
CJ LD IT) U CJ CJ U -p •P 3 3 3 3 3 -P -P -P •P2 + + 2 2 2 2 3 3 O o O O O O 3 P P PD O o O O O O
fa CN CN CN CN CN CN
fa fa ro CO ro ro ro ro fa fa fa fa
































































ol CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN G G



































in vo LD VD
Si. rH tS. rH
00 C7> 00 CTi
ZO -P +J -P -P -P •P +j -P -P +J •P •P -P 4-> -P pH •H H -H •H •H •H •H •H •H •H H •H •H •H H •H
Eh m m CQ m pa oa pa pa oa pa pa pa pa pa pa pa
U T3 T3
Z c c C c G G c c c G G c g c G c G G
D M M H H H H H H H H H H M H H H O U
fo
CN CN CN CN CN CN CN CN
G G C G G G G G G G G c c G c G D
.C Xi -G £ £ £ x: X\ Xi Xi X! X3 xi XJ xi £ U
U U U U U U u U U U U U u U u U M
u
o
rH m in r> CTi rH n m r^ <T\ rH co m u
rH co LD r- G\ rH rH rH rH rH CN CN CN CN CN co co ro w ^
2 1 1 1 i 1 1 1 I 1 1 1 i 1 I 1 1 1 1 rJ rH
O CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN W *
Pi 1 1 1 i 1 1 1 1 1 1 1 1 1 1 1 1 1 1 en
fc <sa< •rr ^ ^r ^r ** "^r «tf ^T ^ ^ ^ TT t rf «tf ^ e3" Q


















o u U U u 1 1 1 1 l l u u U U U U in in O




























-p p +J p +J P
z -P -P -P -P H •H •H •H H •H 4-1 +j
o •H H •H •H pa oa m pa pa pa •H •H
H pa pa m pa pq pa
Eh -p -p p -p -p -p
U -p -p -p -p G G G G G G -p -p u u u u in m
z 3 G G G O O O O O O G G z z z z + +
D o O O O O o
Pm CN CN CN CN CN CN
Hi &. Ph cu CO CO CO CO CO CO Cm Cm
4 < < < \ \ \ \ \ V. <: <
s
o
































































I 1 1 1 1 1 i 1 1 I l l i i





r^ r- 1 r- CO V£> O <D ^0 VO
rH in rH CQ iH CN CN rH CN CN in CN
°l T3 T3 1 I 1 1 1 | 1 1 1 I 1



















































































CQ H H -P
3












































rH n in r-








































































CN <D CO CNCNCNCNCNCNmclcn














rH | rH I rH















































































C c c c
C H M M HH
CN rH C C C C CN rH2 CN H H H M
o CQ +J c c C cH 3 -C £ •H •H ,C A -a T3
Eh U »—.
»
O U U u u u EC 33 J rJ u u u u c c
u 2 «Sk. 2 2 2 2 2 u a2 1— rH •H •H co 00 ro ro


























ro m CTi on m cr>





















































































































<*D <& KD <*D <D ^D ^O
>X1 CO
CNCNCNCNCNCNCNCN
I I I I I I I I













































































V£> T CN O




I I I I I I



































z H l-t cn CO r^ VD m -* ro CN
o G
H 13 13 +J p P -P 4-> P +J P P P H
Eh G C u u u u •H H •H •H •H H •H •H -H •H u
U O e> z z z z PQ PQ PQ PQ PQ PQ PQ PQ PQ PQ Icd z
z b
D c c G G G G G C G C
En M H H H H H H M H H
13 13 13 -a 13 13 13 13 13 13
13 •O -a •a 13 73 13 13 13 13












































































































rH rH rH rH rH rH rH H H rH rH rH rH rH rH rH rH <-{
in in
+ +
u u u u

























in in U u u u PQ PQ PQ















I I I I I I I I IHrHrHrHrHrHrHrHrH
I I I I I I I I IoooooooooCNCNCNCNCNCNCNCNCN
CN CO in vo
P P P P
•H -H -H -H
PQ PQ PQ PQ
c c a cH H H H
rd fd fd fd
P P p p
fd fd fd cdQ Q Q Q
r-- CO Cn r-{ rH
4J p +J p p
•H -H -H -H -H
PQ PQ PQ PQ PQ
G C G G GH H H M M
fd fd fd fd fd
JJ 4-> P P P
fd fd fd fd td




































































































































































m in <T> ro in en ro in
rH CO in r- o> i-t rH rH rH rH CN CN CN CN CN ro ro ro
















































































































































o rH CN ro *r in VO r^ CO <T> rH rH
2
O -P 4-1 4-> M 4-J 4J 4-J 4J 4-1 4-J 4J +JH C c H -H •rH •H •H H •H •H H •rH •H •H
Eh H M CD CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ
u u U in m
2 |co CO -U -p 4J 4-J M 4-J 4-> 4-1 -U 4J 4-1 4-> 2 2 + +
D lu u 3 3 a 3 3 3 3 3 3 3 3 3
Ph O o o O O o O O o O O O
rd 03 rd (T5 rO id rd 03 rd rd 03 rd
4-) 4-J 4J 4-J 4-> 4J 4-) 4-> 4-J 4-J 4-1 4J

















VO CO >sO CO CM




















































































rH rH rH H
ol m in U U u u
iH 1rH 1H rH 1H 1rH 1rH 1H 1rH 1rH
Eh 1 + + Z Z z z 1 1 1 1 1 1 1 1 1 1







z rH rH o o CN CN CO co m ^ *r inm oH 4-> 4J 4-> 4J 4-) -P 4-> 4J 4-> 4-> 4-> 4-> rH


























fa + + z z z z H H H M M H H H M H H H <-•<
4->
•H •H •H •H •H •H U(1)
CD






CO rH ro in r» o> rH ro in r^ en rH CO m HUuJ rH ro LD r- CT> rH rH rH rH rH CN CN CN CN CN ro CO CO
Eh 2 1 1 1 l 1 I 1 1 1 1 1 1 1 1 1 l O
Pi CN
^_^ o rH rH rH rH rH rH rH rH rH rH rH rH rH H rH rH rH rHO rH « 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
u a
fa &
z ^-- fa o o o o o o o o o O O O o O O O O oH
o
Eh




U CO CQZH 2 Eh D
Oi Z rH <y\ •** v£> CO <y\ CN ^ \o CO O CN ^r *£> D <
cu a
zO CO CN rH rH rH CN CN CN CN CN CO CO ro roo
Eh
u X! T3 1 1 1 1 1 1 1 | 1 1 1 1 1 1
O C C u u CN CN rH rH rH rH rH rH rH rH rH rH rH rH M
Z Eh u U Z z 1 1 1 1 1 1 1 1 1 1 1 1 1 1
o
2
CN CN CO CO CO CO CO CO CO CO CO CO CO COH
Cm












X Z O rH D
PQO rH rH o rH CN ro ^ in VD r- CO CTl rH rH
fa
H H 'a T3 <U cuEh c C u u CO CO 4-> •P 4-> P 4-> 4-> 4-1 4-> 4-) 4-> 4J -PU o o z z •H •H •H •H •H •H •H •H -H H •H •H
Z < CQ a PQ CQ CQ PQ PQ CQ CQ CQ CQ PQ PQ
Eh D
fa -p 4-> 4-) 4J 4-> 4-) 4-> P 4-> P 4J 4->























































































1 U U U u LD in
rH rH rH rH •H H H •H H •H •H H 2 2 2 2 + +















































































































rH ro in r*- a\ H ro in r^ <J\ H ro inH ro LD r^ cn H H H H H CN CN CN CN CN ro ro ro
2 1 1 1 l I 1 1 1 I 1 1 1 1 1 1 1 1 1
o CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
ff, 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
fa O O O o O O O O O O O O O O O O O o



































































2 o H CN ro -*• in vo r» 00 CTi H H
OH -p -p P P -P P -P -P -P P -P -P
Eh •H -H •H •H •H •H •H •H •H •H H -H C T3 T3
u CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ H u u U C C3
2 2 2 2 U O
D C3 C £3 C C3 C C C G c C G y,
El H H H H H H H H H H H H u
CN CN CN CN CN CN CN CN CN CN CN <N H




































CN VO 00 CN v^3 00 CN UD
CN ^r V£> 00 H H H H H CN CN CN CN CN ro ro ro ro
s 1 I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l 1
o CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
cc; | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
fa O o O O O O O o O O o o O O O o o O
CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN CN
215
"O T3 ^ fl
c c c c




































00 OS CN <N CN CN CN CN CN CN CN CN CN CN CN
00 fa 1 1 1 1 1 1 1 1 1 1 1 1 1 2 H








Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh >- <c
cn C/> fa Eh 3
fa W fa W fa W fa W Eh
w O 2 W Eh Eh fa fa OS OS OS OS OS OS fa <
En m fa fa fa <! Q
u ta. la fa fa ia IS IS. is is is la. ca. 2 OS
o 1 2 ia. la. r^ V£> m ^r in •^ oo CN W2 D la o CSL is. is. Si. is IS H H H H 2 EhH Q fa tf 2 H 2
tf Q 2 J Eh U U Eh Eh Eh Eh Eh Eh Eh Eh fa HH H U < fa < O O o O O O O O£
CN





fa O W O2 H
O Eh 2 Eh
Eh u
^r H LD LO oo H O UU fa





























D *r 00 VD CO 00 00 00 00 o O O O J fa







W O H CN 00 Q
H- £ H CN 00 ^ LD v£> r^ CO CTi H H H H
pq o 1 1 1 1 1 1 1 1 1 1 1 1 1
rtj « CN CN CN CN CN CN CN CN CN CN CN CN CN
Eh fa 1 1 1 1 1 1 1 ! 1 1 1 | 1
m CQ CQ CQ PQ PQ CQ CQ CQ CQ PQ CQ CQ
ca.tSi.Bi.is.csi,ca,cs.ca.




ia ia ta ia. ia ia H H H rH
2 J Eh CJJ o Eh Eh Eh Eh Eh Eh Eh EhH u < fa rtj O O O O O O O OQ w CO Q Q U U U U Q Q Q Q
216
13 T3 13 13 T3 T3 73 "0 T3 T3 TJ •Q
o G C c C C C C c c C C C
































rH CM CO o m r^ <T» rH co IT) r» CTi
s en ro CO in CO CO m "vT ^ ^ •=r <*
o 1 I 1 1 I I 1 I 1 1 l 1
tf (N CN (N (N CN CM (N CN CM CN (N CN
fc 1 1 1 1 1 1 1 1 1 1 1 1






































































































rH \rH \rH \rH \rH \rH \rH \rH \rH \rH I rH\rH\
^r ^3* ^* ^* ^j* ^* ^r ^j* ^* ^* ^J1 ^*













































































































is IS, IS IS IS IS IS. IS IS ca IS. IS.




rH rH is. is is is is. is IS IS IS IS
Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh
&M O o O O O O O O O O O OQ Q Q Q Q Q Q Q Q Q Q Q
217
T3 T3 T3 T3 t3 T3 rc 'O T3 T3 T3 T3
ol C C C c C C c c C C C c
Eh! U u a u o O u a o u U o
00 a\ o rH CN ro *r in ID r» 00 <y»
s rH rH CN CN (N CN (N CN CM CNl CM CN
o 1 I 1 1 1 1 1 I 1 I 1 1 .—.
^^ Cd m ro ro ro ro ro ro ro ro ro ro ro Z
00 fc i 1 1 1 1 1 1 1 1 1 1 1 H






-P Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh ^ 1 ro
<D H
s
W W W ^ pj &a W W W « \
CD K OS s OS 2 K OS 04 05 2 U r»£ <
co co u T3 *s. is. *S is. is. is. is. IS. is. Is. is. CQ <
*—
»
o z C r- VO LD <* ro CN rH IS. in •^r ro w ^
IT) D o ts. *S CS. is. is. IS is. IS. rH rH rH rtj
En h Cm a
CO 1 Z Z z Z Z Z z Z z Z Z <; CmH M M H M H M M H H M M S W
J a
a
co co CO CO CO CO CO CO CO CO CO Eh
z z
O H H2 ^-v CmH ro O




2 Eh CTi ro O) W HH U T3 rH ro CN T3 T3 TJ Z E-
Cm W o C U 1 1 1 U U U U C C C Z U
Z Eh o z CN rH rH z z z z CJ e> O O W
o Z 1 1 1 u z
H o
u
00 CO CO z
w o




4 U HQ o i—
(
CN <
2 rH (N ro "tf m KD r^ CO <T* rH rH rH CQ
[ O 1 1 1 1 I 1 l I 1 1 1 1
a ro ro ro ro ro ro ro ro ro ro ro ro DH fa 1 1 1 1 1 1 1 1 1 1 1 1 <






is. is. is. is. is.
r^ M3 in t ro CN
u T3 IS is IS is. *S. IS2 C
D O 2 z 2 2 2 2
Cu M H H H M M
CO CO CO CO CO CO CO
CS
CS in ^ ro
is. rH rH rH
2 2 2 2
H (H M H
CO CO CO CO
218
T3 T3 TJ T) T3 T3 T3 T3 T3 T3 t3 T3 T3
PI C C C C C C C C C C d C C
Eh| O O O o U O o O U U o U O
»"» o !-H CN ro o in r- CT\ rH ro in r^ a\
CO £ ro ro ro ro in ro ro ro ^ •^ ^r ^r <3"

































x: Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh 1 ro
CO
S
CQ W W CQ W CQ W CO- CQ CQ CQ « V.**^




m U *S is is iS is *3. iS ts. is is *s. iS V CQ <2 CM tH cs». <J\ 00 r» U3 in •*r ro CN rH C >-EhH
rQ
i D rH rH rH iS is is is is is is is iS u <
Cm Cm Q










OS Eh2 O oH Eh Eh 2
U o (M ^o ^r O oo o CO CN 00 »£> U O
w rH rH rH rH CN rH CN rH CN CN CN CQ Ho
Eh
2 T3 1 1 1 1 1 1 1 1 1 1 1 T3 2 Eh2 O C CN CN CN CN CN CN rH rH rH rH rH C 2 U
2 O Eh U 1 1 1 1 1 1 | 1 1 1 1 O O CQu •^ ^* •^ "ST ^r rr ^ •^r *tf •^ "^ U 2H rH rH rH rH rH rH rH rH rH rH rH 2
Pn CQ O
2 UD <C OS
< J CQQ Cm Eh
W 2U H
ro <* in ^D r^ T <o CO o CN "31 KO CO <H £ rH rH rH rH rH ro ro ro "*>' ""tf ^T "9 'd* CQX O 1 1 1 1 | 1 1 1 1 1 1 1 1





Cm 1 I 1 1 1 1 1 1 1 1 1 1 1 <






cs>. la, cs. ta. ca. ca. ta.
ca. CTi CO r- »£> in ^r ro CN rH
rH SC is. ^s iS «s IS IS iS is







r^ ^ in \D r» rr <o co o CN rr \o CO 00 1
en H <-\ rH rH 00 m m ^i* •"3* ^r T "sT rH
P z 1 1 1 1 I I I I 1 I 1 1 I zH CN CN CN CN CN CN CN CN CN CN CN CN CN z
<D cu 1 1 1 1 1 1 1 1 1 1 1 1 1 o








co in — «H ia *a ia la ca ia ia ia ia is. ia ca u
1 rH la a\ CO r- VD m •*r CO CN rH ia T3 cu <
z
Q u
tH rH ta la ca ia ia ia ia ia ia ia C < CQ
Q z Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh DH D O O o O O O O O o O O O 5-1 Z <
„-, En Q Q Q Q Q Q Q Q Q Q Q Q CJ H QH
5 CN Cm>^ O
tf EhZ tf oH O Eh Z





z o rH CN <*> Z U
z rH CN m ^ in VD r- CO <J\ rH rH rH rH O WZH o z 1 1 i 1 i 1 i l 1 1 1 1 1 u zu H CN CN CN CN CN CN CN CN CN CN CN CN CN z
D-i 0. | 1 1 1 1 1 1 1 1 1 1 1 | J o















la ?a ca ia ca ia ia ia ca
u la. r- VO m rr m rr m CN D
z *a O O ia ia ia ca rH rH rH rH <
D « z O O Q





































































































































r-i CN ro "sT in v£> i> 00 (T> rH rH rH
2 1 1 1 1 i 1 I 1 1 1 1 1
H ro ro ro ro ro ro ro ro ro ro ro ro
04 1 1 1 1 1 1 1 1 1 1 1 1
Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh Eh
ca ia. is. ca. ca. cs. cs. is. is. is. is.
TJ > V£> in •>d" ro CN H is. in "31 ro
U C CS. ia. is. is. is. is. ta. is. H H H
2 3
D O 2 2 2 2 2 2 2 2 2 2 2
fa S-l IH H H H H H H H H H H
















































(U c •H £ •
H fd -P T3 CP W
fd ^H 3 •H T3
d axi W £ 5-1 -P
CO -H <D fdH ^ w H Q) -P
fd 4-> O CPXI -G XI
c a fd c fd -p <u
Cn tT>Xi -H u U a
w •H 3 -P a CO
C en ,G -P &+» <c 0) D
M C7>-H G u <
•H CD X! 3 M-l •H >iT3 Q
-P W C H <D X! CO
o Q) -P C -P CD -P <D ft
<u a o G U a •H .C o










CO u s 2 X
«—
s
o ^-» O rH <N <c
X <D O « O « o




fa* a fa- J J rH H CN CN 0) 0)
ft ^ rt < < a Cb CO
£< fa 2 2 tc 53 33 33
< m a CJ ?S U U U u o u fa
PQ Eh H H O <Ti CO CO 2h CO CO <S. 1 T3 T3 TJ T3 S
D K G G G G is. ca. xi
rtj N N N N rd fd fd fd <N CN ftQ N X 33 K as rH rH rH H <N CN «
a s S £ £ ^ ^ ^ ,* rH rH u
1 s o o U u 4
is. *S *s is. ft ft fflH rH CO m CO ro P3 tf P$ « 33 w
H
X 1 1 i 1 1 1 1 1 i i 1
<u rH (N m «=r in vo r-« 00 (Ti is rHH rH H





Table XIII - AP-120B Specifications
FLOATING POINT SYSTEMS AP-120B Array Processor
The AP-120B installed in the Satellite Communications
Laboratory includes the following configuration:
768 words of bipolar RAM program source memory
Each word is 64 bits
1024 words of bipolar RAM table memory
Each word is 38 bits
16K words of MOS RAM main data memory
Each word is 38 bits
APAL cross assembler program
APEX executive program
APLINK linking loader program
APSIM simulator program
APDEBUG debugging program
APTEST diagnostic and test program
MATH Library
IOP-16 16 bit I/O port
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Table XIV - SM-101 Specifications
SM-1J31 Frequency Synthesizer Module made by SYNTEST Corpora-
tion.
This is a four and one-half digit modular synthesizer used
to provide programmable sample rate for the Data Acquisition
Unit.
0.1 Hz to 16 MHz in 8 ranges
TTL compatible into 50 ohm load
Frequency digitally selectable by BCD TTL lines
Spurious outputs 60 db below full output
Setting time 10 milliseconds to 10%
Rise time to square wave 8 nanoseconds
Fall time to square wave 8 nanoseconds
224
APPENDIX C
Table XV - DATEL SHM and ADC Module Specifications
(Page 1 of 2)
DATEL sample-and-hold modules and analog-to-digital converter
modules used in the Data Acquisition Unit.
S/H modules:
SHM-5 Input voltage range- ----- +10 volts
Over voltage range ------ +15 volts
Input impedance- ------- 1 M ohm
Gain ------------- -1
Acquisition time to .1%- - - - 200 nsec
Acquisition time to .01% - - - 350 nsec
Bandwidth tracking ------ 5 MHz
SHM-UH Input voltage range- ----- +5 volts
Input impedance- ------- 100 M ohm
Gain ------------- +1
Acquisition time ------- 35 nsec
Settled Output -------- 50 nsec
Maximum sample rates ----- 10 MHz
A/D converter modules:
ADC-EH12B3 Input voltage range- ----- +5 volts
Input impedance- ------- 1.15 K ohm
Input overvoltage- ------ +20 volts




Table XV - DATEL SHM and ADC Module Specifications
(Page 2 of 2)
Two's complement, positive true
Conversion time- -------2 nsec max
Start convert- ------- 100 nsec min
ADC-VH9B2 Input voltage- ------- -+1.28 volts
Input overvoltage- ------ +5 volts
Input impedance- ------- 100 ohms
Parallel output- ------- 8 bit
Offset binary, reverse coding
Conversion time- ------- 200 nsec
Start convert- -------- 40 nsec
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Table XVI - DAU Signal Reference Chart
.































































Table XVE - DAU Signal Reference Chart



























Power OK, all supplies
on
Start taking sample
DAU to 7/32 interupt
Output both channels of
data in Output Selector






Word Count register =
zero status





























DUAL CHANNEL A/D CONVERSION THEORY
The Data Acquisition Unit uses dual channel A/D conver-
sion to produce a wider bandwidth frequency spectrum for a
given sample rate and to more efficiently use the FFT al-
gorithm. To understand the mathmatics of dual channel con-
version, the following derivation is given:
Given an ideal sinusoidal input as shown in Figure 46(a),
where
;
input = cos (co +A)t
L.O. for real channel - 2 cos co t
o
L.O. for imaginary channel - 2 sin co t
and considering that possible apparent image components which
are part of the input signal are;




Taking this ideal case and using appropriate trig iden-
tities, Table 46(a), shows the real and imaginary output for
each input.
Then the actual case, Figure 46(b), can be considered taking
into account possible phase and gain errors where:
input = cos (co +A)t
L.O. for real channel = (l+e/2) cos (coQ t+<j>/2)










for small phase errors
cos(J)/2 » 1 and sin $/2 * (})/2
using these assumptions and ignoring second order terms;
R' a cosAt + <J>/2sinAt + £/2cosAt





comparing terms 2 and 3 with those terms in Table 46 (a) , shows
that term 2 can be thought of as the result of an apparent








These two terms appear to arise from an input image, Figure
46(c), with amplitude;
l/2/e 2 +4> 2







as an example consider;
e/2 = 2°
e/2 = 10" 2
then image power to actual power = ;





= 10 log 1Q
(10^ 4+1.22xl0~ 3 )
=
-28.8dB
Thus the phase error and gain errors are additive.
After down conversion in the DAU, the baseband signals
are amplified and filtered before being A/0 converted. This
additional signal manipulation causes additional frequency
dependent phase shift that must be considered.
9, (u))
I
oo=A=9, for real channel
9
?
(oo) | co=A=9_ for imaginary channel
then including this phase shift in the R' and I 1 signals
gives:
R' z cos(At+9 ) + c|)/2sin(At-e i ) + e/2cos (At-9^
1 1 s sin(At+9
2
) - (j>/2cos(At-9 2 ) + e/2sin (At-9 2 )
ignoring second order terms and assuming for small angles
cos 9-1 and sin 9-9
R' s cosAt + 9 1sinAt + 4>/2sinAt + e/2cosAt













(9 + y)sinAt Z 9 Q sinAt + ysinAt
(6 + y)cosAt s S^cosAt - ycosAt
and
R 1 a (l+9 )cosAt + (y+9/2)sinAt + e/2cosAt
I 1 s (l+6 n )sinAt - (y+9/2)cosAt + £/2sinAt
2^ / v v / n—v—
/
actual term 2 term 3
signal
out







Actual power w Y/ "" \ x >
where y = baseband phase shift
<£>/2 = L.O. phase shift
e/2 = gain error
The image power to actual power ratio for different values
of gain or phase error has been shown as examples in Table
46 (b) and (c) . It is important to remember that y is a func-
tion of frequency that cannot be adjusted. The phase shift
(J> can be adjusted to a minimum and gain error e can be ad-
justed to a minimum. Therefore, the largest contribution to




cos (to +A) t
o
a cos (oa +A) t
o

















l/2/£ 2 + <}> 2
c) image amplitude
Figure 46 - Dual Channel ADC Theory
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cos (to +A) t cosAt -sinAt
o acosAt
a cos (a) -A) t ~3sinAt asinAt
3 cos (to "A) t 3sinAt
(a) Ideal signal components
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